



Proceedings of Caltech Conference on
VERY LARGE SCALE INTEGRATION

PROCEEDINGS
of the Caltech Conference on
VERY LARGE SCALE INTEGRATION

held at the
California Institute of Technology

22 - 24 January 1979

Organized by the Caltech Computer Science Department
and the Caltech Industrial Associates Office

Editor: Charles L. Seitz

TABLE OF CONTENTS
and Conference Program

FOREWORD	v
KEYNOTE SESSION	
Are We Really Ready for VLSI? <i>Gordon E. Moore</i>	3
VLSI and Technological Innovation <i>Carver A. Mead</i>	15
INVITED SPEAKERS SESSION	
Submicron Fabrication (abstract) <i>Edward D. Wolf</i>	30
Device and Circuit Design for VLSI <i>Amr Mohsen</i>	31
The Impact of VLSI on Design and Design Automation <i>Roy L. Russo</i>	verbal presentation
Mathematical Aspects of VLSI Design <i>Martin Rem</i>	55
Let's Design Algorithms for VLSI Systems <i>H.T. Kung</i>	65
FABRICATION SESSION	91
<i>Chairperson: Lynn A. Conway</i>	
On the Use of Nonvolatile Program Links for Restructurable VLSI <i>J.I. Raffel</i>	95
A Subnanosecond LSI Family for Mainframe Technology (summary) <i>H.H. Muller, H. Stopper, R.K. Tam</i>	105

A Simple Two-Layer Aluminum Metal Process for VLSI	113
<i>Robert J. Huber</i>	
A Computer Study of Electron-Electron Interaction in High Density Electron Beams	125
<i>Tateaki Sasaki</i>	
Implementing VLSI Systems in a Research Environment	139
<i>Robert W. Hon</i>	
INNOVATIVE LSI DESIGNS SESSION	147
<i>Chairperson: Robert F. Sproull</i>	
VLSI System for SAR Processing	151
<i>Danny Cohen, Vance Tyree</i>	
Logic-Enhanced Memories: An Overview and Some Examples of Their Application to a Radar Tracking Problem	173
<i>W. Michael Denny, Ernest R. Buley, Earl Hatt</i>	
WSI Distributed Logic Memories	187
<i>R.M. Lea, M. Streetharan</i>	
Systolic Priority Queues	199
<i>Charles E. Leiserson</i>	
Object Oriented Raster Displays	215
<i>Bart Locanthi</i>	
Storage Management in a LISP-based Microprocessor	227
<i>Guy Lewis Steele Jr., Gerald Jay Sussman</i>	
COMPUTER-AIDED DESIGN SESSION	243
<i>Chairperson: William R. Heller</i>	
VLSI Design Methodology: The Problem of the 80's for Microprocessor Design	247
<i>Bill Lattin</i>	
Requirements for a Research-Oriented IC Design System	253
<i>Jonathan Allen</i>	

Hierarchical Design for VLSI: Problems and Advantages	259
<i>W.M. vanCleemput</i>	
Data Base Considerations for VLSI	275
<i>L.W. Leyking</i>	
Bristle Blocks: A Silicon Compiler	303
<i>Dave Johannsen</i>	
Silicon Compilation - A Hierarchical Use of PLAs	311
<i>Ron Ayres</i>	
ADL: An Hierarchical Logic Design Language	327
<i>Hilary J. Kahn, A.K. Burston, D.J. Kinniment</i>	
SELF-TIMED LOGIC SESSION	341
<i>Chairperson: Charles E. Molnar</i>	
Self-Timed VLSI Systems	345
<i>Charles L. Seitz</i>	
Characterization and Scaling of MOS Flip Flop Performance in Synchronizer Applications	357
<i>Thomas J. Chaney, Fred U. Rosenberger</i>	
Synchronization Strategies	375
<i>M.J. Stucki, J.R. Cox, Jr.</i>	
The Trimosbus	395
<i>Ivan E. Sutherland, Charles E. Molnar, Robert F. Sproull, J. Craig Mudge</i>	
Timing Considerations in Logic Arrays and Their Importance to Self Timed Digital Circuits (abstract)	428
<i>Suhas S. Patil</i>	
ARCHITECTURE SESSION	429
<i>Chairperson: J. Craig Mudge</i>	
VLSI and High Performance Computers (abstract)	433
<i>Herbert Schorr</i>	

Single-Chip Computers, The New VLSI Building Blocks	435
<i>Carlo H. Sequin</i>	
A Cellular, Language Directed Computer Architecture	447
<i>Gyula A. Mago</i>	
Computations on a Tree of Processors	453
<i>Sally A. Browning</i>	
A Data-Driven Machine Architecture Suitable for VLSI Implementation	479
<i>A.L. Davis</i>	
Area-Time Complexity for VLSI	495
<i>C.D. Thompson</i>	
Direct VLSI Implementation of Combinatorial Algorithms	509
<i>L.J. Guibas, H.T. Kung, C.D. Thompson</i>	
How to Use 1000 Registers	527
<i>Richard L. Sites</i>	

FOREWORD

Integrated circuit fabrication technology has advanced in the past 15 years from the capability of producing a few to producing tens of thousands of switching devices interconnected on a single silicon chip. It is well understood what has made the advance from the integrated logic gate to the integrated processor possible. Improvements in the fabrication technology have reduced the density of defects, which makes larger chips feasible. At the same time these improvements have increased the density of circuitry by making transistors and wires much smaller. Reduced size also results in faster and/or lower power operation.

This progress has been so steady that the microelectronics industry has come to expect and to count on it. Very Large Scale Integration (VLSI) is a projection, a promise, a prophesy, that the evolution from Small Scale Integration (SSI) to Medium Scale Integration (MSI) to Large Scale Integration (LSI) will be followed by something even grander. Indeed, there is every reason to expect the trend to increased function on single chips to continue. The physical theory of semiconductor devices indicates that transistors as small as 1/20th of today's typical 5 micron dimensions would still function. Hence an additional increase in density of about 400 times is possible before any fundamental limits are reached. There is a practical rather than absolute limit to the size of chips, based on the best balance between yield and complexity. Optimum chip size is generally projected to increase.

This scaling of the fabrication technology promises such enormous returns in computing, defense, instrumentation, communication, and consumer electronics applications that aggressive research programs have been initiated in universities and in industry both here and abroad. One major segment of this

research is directed toward the development of fabrication and lithographic techniques to produce circuits whose parts are even smaller than a wavelength of visible light. While it is the fabrication technology which appears most closely related to achieving the goal of VLSI, even the present art may be more severely limited by the ability to design than the ability to fabricate circuits. The other major segment of VLSI research is concerned with methods for managing the design of systems composed of very large numbers of switching elements, and information system applications and architectures which are well adapted to VLSI.

This conference was organized to provide a broad view of the research efforts underway both in industry and in universities. Caltech has been a pioneer in education and research in integrated circuit and system design, and we at Caltech are pleased to have been able to provide a forum for the diverse and interesting work reported at the conference and in these *Proceedings*. The attendance of nearly 500 people, more than three times as many as had been expected in our early planning based on the largest previous attendance at a conference sponsored by the Caltech Industrial Associates, was gratifying in the size of the response, but particularly in its distribution. The mix of people from universities, government, and industry was as apparent at the conference as it is in the authorship of the papers in these *Proceedings*.

The opening session of the conference was devoted to presentations by keynote and invited speakers, and was arranged to provide an overall view of the economic, engineering, scientific, and mathematical issues and aspects of the field. Although we invited these leaders in the field to speak without any obligation to prepare written material for these *Proceedings*, most speakers have provided papers or abstracts derived from their notes or from tape transcriptions.

The next two days of the conference were devoted to five

technical sessions: fabrication, innovative LSI designs, computer-aided design, self-timed logic, and architecture. The papers presented were selected from nearly twice as many submitted. The organization of these sessions and the paper selections were the responsibilities of the session chairpersons, Lynn A. Conway, Robert F. Sproull, William R. Heller, Charles E. Molnar, and J Craig Mudge. The chairpersons have also provided an introduction to each of the sessions for these *Proceedings*.

The overall organization of the conference was undertaken by the undersigned pair, members of the Caltech computer science faculty, but most of the work was done by Tom Walters, director of the Industrial Associates Office, by the Caltech public events people, and by our secretaries, Donna Glaviano and Janice Patterson. These *Proceedings* were edited by Chuck Seitz, with a lot of help from Donna Glaviano and Chris Hankins.

Charles L. Seitz

John P. Gray