

CARVER MEAD'S LSI COURSE @ PARC

JULY 7, 8, 9 1976

N-CHANNEL : P-TYPE SUBSTRATE

ETCH DIFFUSION WELLS, (MASK 1)

JULY 7


ADD THIN LAYER OF OXIDE,  $\sim 1000 \text{ \AA}$

" " " " POLY-Si  $\sim 3000 \text{ \AA}$

AFTER ETCH OF POLY: (MASK 2)



AFTER ETCH OXIDE: THEN IMPLANT Phosphorus IONS to form N-Type Regions




P-TYPE SUBSTRATE

NOTE: ION IMPLANTATION REDUCES UNDERCUTTING.

ADD LAYER OF DEPOSITED OXIDE  $\sim 1-2 \mu$

Then ETCH CONTACT HOLES (MASK 3), ADD METAL, Etch (MASK 4)



NOTE: BRING GATE CONTACTS UP TO POLY ON TOP OF THICK OXIDE LAYER, TO PREVENT PROBLEMS OF SOLUTION OF GATE SILICON INTO AL.

PRODUCTION: NORMAL PROCESS





F. INALLY, OVERLAY WITH GLASS, ETCH CONTACT PADS (MASK 5)  
GLASS CONTAINING PHOSPHORUS IONS TO PREVENT  
productivity

CARVER'S: PRODUCE SOME TRANSISTORS WHICH ARE NORMALLY ON (DEP. MODE). SO ANOTHER MASK IN EARLY PART OF THE PROCESS.

3 LEVELS OF CONDUCTORS.

BUT CANT CROSS LVL 1 + 2 BECAUSE MAKES A TRANSISTOR.  
 SO HAVE 2/3 OF RSI OF 3 LEVELS.

TRANSISTORS: ENHANCEMENT MODE:



The threshold is a function of  $V_S$  because of effect of substrate:


i.e.:  $V_S = 0 \Rightarrow V_{Th} \sim 0.7$

$V_S = 3V \Rightarrow V_{Th} \sim 1.7$


↓  $V_{Th}$  increases with increasing  $V_S$ .

Now: Resistance of Transistor when on, if  $\square$ ,  $\approx 10k\Omega$

while resistance of the various conducting elements is low. So use Trans. for resistors.





M3, using Enhancement mode MOSFET for R is bad because:



So: Low drive as try to bring  $V_O$  back up and high current needed to bring  $V_O$  down.



Alternative: Use depletion mode MOSFET for the load R: (normally on)




MORE CURRENT FOR DRIVE, LESS CURRENT FOR BRINGING DOWN.  
MUCH FASTER FOR GIVEN PWR.

TO DO: ANOTHER MASK SELECTS SOME OF THE IMPLANT WELLS FOR SLIGHT CHANGE OF DOPING TO CHANGE THRESHOLD OF SELECTED TRANSISTORS.



The Inverter:



arrow shows effect of decreasing the relative "length" of the load T with respect to the inverter T.




Refer to "length" as ratio  $L/W$ .




The load T here will have to be "longer".

Develop Design Rules, etc:


First: Make A Transistor:




INVERTOR:






Some Rules: See Notes: Detail on contact between Gate + D. Fin



Shift Register: Dynamic using storage of charge on gates: 6



3 Transistors per 1/2 b.f.



$Z_2/l_2 = \text{drive cap of pull up}$

$Z_1/l_1$

$\frac{Z_1}{l_1}$	$\approx 4$
$\frac{Z_2}{l_2}$	

for threshold of  $\approx 2V$

# DESIGN SHIFT REG CHIP:

1.  $V_{DD}$  +  $GND$  IN METAL
2. Design one cell that can be repeated, noting that row below data goes in reverse direction.
3.  $V_{DD}$  +  $GND$  should alternate (not both for each row).
4. So: Design six transistor cell that reflects in X, Y.
5. An exceptional Design would be  $80 \times 100$  for full 1 bit with old rules with metal for clocks.


Using no for clocks + new design rules, then should get  $\approx 40 \times 40$  for 1/2 bit.

No: feed thru on Dept. T adds to space.

Maybe  $\approx 60 \times 80$  or so.

---

could design using enhancement mode loads








Use 10x10 to 1/2" graph paper.

Where each square is a micron.




Do the depletion mode case.

START WITH "STICKMAN" (FORGETTING RULES)






Poly-Si: Si<sub>3</sub>N<sub>4</sub>  
Non Amor. Si



Note:

# THE BURIED CONTACT:

Note: use of extra step to make a  
POLY-Si to Substrate connection:



remove thin oxide  
by extra Mask Step.  
Diffusion is less  
thick but does  
occur.

PROBLEMS: GROWTH OF DENDRITIC  
SPIKES AT JUNCTION  
OF SINGLE CRYST. GROWTH + POLY




CARVER SAYS THAT THIS STEP REDUCES YIELD  
AND ISN'T REALLY GOOD IN GENERAL.

DYN. SHIFT REGISTER 1/2 BIT CELL:  
 (Rotate for Reverse Direction Rows)

1 SQ = 3 μ  
 L. Conway

$$\frac{Z_1 / R_1}{Z_2 / R_2} = \frac{2}{1/2} = 4$$







$$H = 10 + 18 + 3 + 6 + 6 + 6 + 3 = 52 \mu$$





$$W = 18 + 9 + 18 + 12 + 6 = 63 \mu$$






GND



VDD




GND



JULY 8 1

EXAMPLE: IN AN ALU




SOLID RED → DEPL MODE

$$S_1 \cdot \bar{A} \cdot \bar{B} + S_2 \cdot A \cdot \bar{B} + S_3 \cdot \bar{A} \cdot B + S_4 \cdot A \cdot B$$


(only use to feed gates)

This is approach IVAN p-shy: note lack of Feedthrus & "no" power req'd.  
(Manchester chain)

Note: Time delay  $\approx RC n^2$  ( $n = \#$  Red lines delay for pulse  $c_{in}$ )




$R$ : pullup T resistance  
 $C$ : assoc cap.



for small  $n$ , the above approach is actually faster

EXAMPLE OF APPLIC:


CARRY PROP. IN ADDER:



How to minimize delay?



NOTE: IF DOUBLE RAIL } IVAN'S IDEA FOR POWERLESS LOGIC.  
INPUTS AVAILABLE



NAND or NOR  
DEP. ON  $V_{DD}/GND$  REVERSAL

To level restoration

ALL N-channel Devices.

IN CMOS WOULD HAVE SAME DIAGRAM, BUT  
THE SERIES T's WOULD BE P-TYPE, PARALLEL  
WOULD BE N-TYPE, ALL INPUTS UNCOMPLEMENTED.

Use 4 b.its of carry produced by Manchester chain,  
then restore with inverter.

Now: Suppose want OUTPUT OF CHAIN SOMEWHERE ELSE:

COULD RUN WIRE: BUT CAPACITANCE WOULD BE HIGH +  
RES. OF DRIVER HIGH — VERY SLOW.


FACTS: ① CAP OF GATE TO CHANNEL

$$= 3.5 \times 10^{-4} \text{ pf/m}^2$$


$$\text{② Diff} = 0.35 \times 10^{-4} \text{ pf/m}^2$$

$$\text{③ Metal} = 0.2 \times 10^{-4} \text{ pf/m}^2$$

TO SPEED UP MANCH CHAIN: USE INVERTER.




EX:




SAVES PROG. DELAYS, POWER,  
 Note SAVING OF PULL-UPS;  
 The various T's are just  
 crossings of +


NOTE: use of clocks prior to latching. Normally  $2\phi$ .  
 Elm. need for cross-coupled memory elements.



NOTE: CAPACITANCE GATE TO CHANNEL IS ONLY  
 LARGE WHEN T IS ON:




Because of this effect:



When 0 on node, cap is low. (PROBLEM).  
 " " " " " " high


So, the case when a 0 is stored presents a problem since low capacitance for its storage.

DRIVING CIRCUITS:



OR

SUPER BUFFER:




"SMALL" DRIVES GATE INVERTER

SUPERBUFFER WILL DRIVE WITH ONE SQUARE HERE.   
 TURNED ON "MORE" THAN SAME SIZE @ LEFT

FACTOR OF SIX IN DRIVE CAP.  
 " " " " IN SPEED FOR PWR.

NON-INVERTING SUPERBUFFER:

REQ 5V DRIVE  
(LEVEL RESTORED INPUT)




SMALL PULLUP R WHEN WANT TO PULL-UP,  
LARGER " R WHEN " " PULL-DOWN } IN BOTH CASES OF SUPERBUFFER

MEMORIES:

STATIC:

IF selected in Red  
Run Data in Blue

OR: Run Data +  $\bar{D}$  in Green




Do this tonight:

use 3:1, 3:1 as the  $\frac{Z}{L}$  ratios  $\frac{Z}{L}$

Do not use buried contact.


Run at least GND in metal. Maybe little in Green  
Could run VDD in Green for a while.

# DYNAMIC MEMORIES:




TO WRITE: Put D on, hit select. Charges C to 1 if D=1. Disch. to 0 if D=0. Row unselect. Slow leakage to substrate. Refresh in ~ 1ms.

TO READ: By Differences: USE BANK OF DUMMY CELLS:




To Read: (cont) manipulate T<sub>i</sub>'s as follows:




~~T<sub>2</sub>~~

Note: Precharge of Dummies by another input + transistor, as:



This is technique used to implement the current logic chips from INTEL, etc., according to Carver.


CAM:



MOSTLY STATIC,

BUT DYNAMIC WHILE DOING MATH.

IF COMP FNR TOO LONG, CHARGE GOES AWAY.






SCALE: 0 3 6 9 12 15 18 μm


H = 73 μm  
W = 144 μm

STATIC RAM CELL (1 BIT)  
(Reflect for Adj Rows)  
L. Conway

TO IMPLEMENT:




SOME HISTORY:



SCALING: OF THE TRANSISTOR:

suppose scale everything incl. oxide thickness by factor  $k$ :



$V \sim k$ ;  $C \sim \frac{k^2}{k} = k$  due to thickness  
 $G \sim \text{const.}$

$\therefore$  Time Const  $\tau \sim k$

Power  $\sim k^2$


SCALING (CONT.)

So PWR per unit area  $\approx$  const  
with  $\tau \sim k$  and #/unit area  $\sim k^{-2}$


$\therefore$  every reason to make smaller Transistors.

What are the physical limits: AN EXAMPLE:


for size:



for this size:  $V_{s,app} \approx 1V$   
 $V_{Th} \approx -25V$



IBM YORKTOWN: SATS smallest  $T$  they have made:



What might process look like:

Problem of Back Scattering of E-beam.

Intermediate Mask made by E-beam. (Not used on) onto Mylar. Deposit Gold, Silicon

Use soft X-rays (w/0.001) onto photo resist. to actually expose/etch chip.

Need highly collimated, intense beam.

As get further away, collimation better. but intensity is low

Problem of exposure-time.


Use Polygon Synchr. Ring Synchr. R.D. at bends.

Problem Remains: Alignment → chip by chip

RATIO:  $10^5/1$  how ~ limit on resolution within a wafer

Defects:  $N \text{ Defects/cm}^2 \sim \text{Random}$ :

$\therefore$  Yield in Good Die/Wafer  $\sim \frac{1}{A^2}$



Note:  $\therefore$  yield scales as  $\sim \frac{1}{k^4}$

However: Defects aren't really random, so effect is less severe.


[  $N$  is now: yield is 10% @ 200 mils (?) ]

LARGE CIRCUITS:

Since distance + # wires both go as  $N$  (# of nodes), then fraction of area devoted to wires goes as  $N$ .

So — in large chips, use regular structures.


EXAMPLE: PLA:



Some  
T's  
not  
hooked up

Layout:

# PLA LAYOUT:




tilt over for the NOR

PROGRAM AND BY

Adding Green Sol over Red

Each cell is ~ 20x20M

So: IN APPLIC:



EX: OF PLA USE: EX OF SMALL AMT OF REAL ESTATE  
DOING "RANDOM THINGS"

BUILD A CLOCK: START WITH 60 CYC:

÷ 6, ÷ 10, ÷ 6, ÷ 10, ÷ 6, ÷ 10, ÷ 12,


BCD → 7 BAR DECODER, MULTIPLEXER, ...

TYPICALLY NOW: (MASTER etc) 280<sup>2</sup> mil ch. y.


STATES: A, B, C, K  
which D, E, F

Ph. clock to live  
to clock this.

THIS ch. y. (with old ones)  
[e.g. for 14M B. 95]  
110 x 68 incl. drivers, etc.



MULTIPLIER EXAMPLE:



PRODUCES CANONICAL DIG FILTERS =

