

TODAY: • The Si-Gate CMOS Process

LECT: SEP 26

• Layout Design Rules


THURS: • Examples of Layouts, From St. 2k diagrams.

LECTURE #5 (TUES)

A (starter)

Admin

- Handout Homework #3
- Handout Questionnaire
- Collect Homework #2





• Announce: New Room, St. next time: 39-400

• Explain Questionnaire: Lab sched / Pass. Seminars.


Discuss HW #1:

- Most did very well. If have questions, see me.
- Show best solution to #2(a) J, D. Brodie, several others had similar solutions. **(ON BOARD)**
Interesting thing: Area goes linearly with # inputs. Solution I'd shown before, \rightarrow those that most got, went as N^2 .

Anticipate next week's lectures

- Show 2 versions of Selector. Indicate what's to come in delays in pass transistors $\propto N^2$. So, not too many of these:  but add delay. They simplify/compact layout, 
- So, there are real limits to how far we can carry the neat "arrays of pass transistors" idea. We'll get more into this next week.


- Note: Already noted that if couple inv. logic with pass transistors, then must use 8:1 pullup/pulldown at D. Why?



We'll calculate this more next week

V_{DD} is highest voltage. If V_{DD} on gate of p.c.s.-FET, then V_{IN} can at most be $V_{DD} - V_{TH}$. So, for V_{OUT} to go as low with $V_{IN} = V_{DD} - V_{TH}$, as would normally be with $V_{IN} = V_{DD}$, must have higher V_{TH}

- Bring this up now because: Some people used depletion mode pull-downs & enhancement pull-ups. This was o.k. given info you had. But be careful:



Suppose want a non-inverting level restoring stage: If input = VDD, output at most = $VDD - V_{th}$.

If you keep going, each stage would have lower output. As well see, such a stage would be very slow also.

- All this points out we must look a little closer at our basic circuits, their delays, etc. (Next week) Before we go wild stick diagramming.

3(C): More switches. Some thought it very irreg., some went on to find out structure

Note: There are no best solutions. It all depends on context, and what constraints are imposed by next higher level.

The Silicon-Gate Process: Overview. Then Intro to

- Patterning: Now we're going to look closer at our PCB technology. At the steps in the process of building up the layers. From this we will develop the ideas on which the layout design rules are based. We'll somewhat abbreviate/simplify the description today — but still cover the essentials. We'll talk a bit more later in the course about the details of the present day process we'll actually use.

- Overview: (Slide from ch. 4) Talk Thru Slide

Archit. - Des - Sticks - Layout - Des Layout then

MAKE THE MASTER PATTERNS FOR EACH LAYER (MASKMAKING)
 then transfer these into each layer at prop. process step (wafer fab)

Hold up Artifacts: MASK. WAFER.

- We'll come back to how to describe layouts, and make masks later. We need to develop the geometrical rules for generating layouts before we can have any to describe.

We deduce these rules from an understanding of the process of patterning (cut masks) during processing

- PATTERNING: There will be 5, or 6, (or more steps) ^{sometimes} involving transferring a mask pattern into a layer during processing.

Rather than repeat the details of this each time, let's go thru it once, and then go on to describe the particular sequence of layers patterned without repeating all the details of the patterning itself.

- So how is a mask pattern transferred into a layer. Probably the classic case is the patterning of SiO_2 . This is done several times during the CMOS process.

Talk Thru 2 SLIDES. Maybe use Board.

- > Oxide grown (expose bare wafer to O_2 in furnace) on silicon wafer.
- > coated with a photo resist material: a particular organic compound.
- > 2 kinds of resist: Positive (light [ionizing radiation] breaks it down).
Negative (") hardens it.
- > Let's use positive example here: Place mask at or near surface, expose
- > wherever radiation passes through openings in mask, it enters the resist, SiO_2 , Si . No effect on SiO_2 , Si . But, breaks down resist.
- > Develop it in organic solvent which rapidly dissolves broken down resist (but only very slowly. Fat all attacks other).
- > Now we use a selective etchant in this case HF, which dissolves SiO_2 but not resist and not Si .
- > Use stronger organic solvent to remove resist.
- > Have transferred the opaque mask pattern into SiO_2 Positive

(MORE CONCERNED NOW WITH CHARACTERISTICS OF STRUCTURE CREATED RATHER THAN ALL DETAILED STEPS)

- Now: Let us use a slide sequence to get a 3-D view of the NMOS process sequence, looking at just the vicinity of one enhancement mode MOS-FET: GO THRU SEQUENCE.
 - > [Note use of Negative resist in the first case shown, i.e. Compl. of op-posve pattern is transferred into the resist.]
 - > [Note missing are mask. We'll come back to that later when we look at a sequence covering a more complex structure which contains Dog-Ear pull-ups]
 - > Emphasize that this is going on everywhere across wafer at same time. The process steps are Pattern Independent. It's like Developing Film.

- Now: Let's take a look at a single slide which contains a great deal of info: Shows the entire sequence and details of profile of a more complex structure: an inverter, being built up as successive process steps occur. TALK THRU SLIDE.

Be sure to mention:

- > thin oxide regrowth before poly is put down (Fig 11)
 - > note how poly blocks diffusion (Fig 12)
 - > Contact cuts only go just so deep.
 - > Metal over cut to poly next to diff: Butting Contact more later
 - > Mention Sixth mask: Overglass & then cut to Pads
- Mention that most books/articles concerning the process show these profiles. We usually don't need to see these. Ph: and take a rent many books that show the other view yet.

LAYOUT DESIGN RULES

Now we've gotten enough of an idea about the process to develop a set of rules which describe permissible layout geometries.

- What are major problems in the process? FOR GIVEN PROCESS:

>> There is some standard deviation in line-widths



$$\sigma = \sqrt{(x - \bar{x})^2}$$

$$\sigma = \sqrt{\frac{\sum (x_i - \bar{x})^2}{n}}$$

> If make them too small, they'll sometimes disappear!




> If put them too close together, they'll sometimes touch!



>> There is some standard deviation in interlayer registration

(We haven't said how these are re-registered yet. We will later in course. But you can see the problem)

For example: a contact:



- These deviations are typically of the same order, i.e. not economically useful to have one \ll the other. They are being pushed down together.

- Normally, there is known for any given FAB Line, a minimum line width / line separation. This is an empirical value: if you try to make lines smaller/closer, you'll get into trouble.
- We define the half-width of the minimum lines as the length unit λ .
for the particular process $\frac{\text{minimum width lines}}{2} = \lambda$
- Think of λ as some moderate # multiples of the standard deviations σ_w and σ_r .
- Think of λ as the "resolution of the process"

[We will develop the set of design rules in dimensionless form: i.e. as a set of ratios of permissible geometries to the length unit λ]

- These rules will have some reasonable longevity. They've been "designed" with future scaling effects in mind. At any time on any particular fab line, some of the rules individually may be weakened leading to design layouts.
- However: We prefer for prototyping, teaching, communicating ideas, to have a standard simple set of rules which will last a while. Designs done with these rules can simply be scaled down to be run on future fab lines.
- For a product, in highly competition market, you will likely do another optimization to the detailed rules of the manufacturing fab line.

The Rules:

SHOW SLIDE: RULES,

• As said, take as given some min. line half-width.

> So Fig 15 min d.f line = 2λ
Fig 23 poly line = 2λ

> Min Sep is some: min poly sep (Fig 18) = 2λ

> But We usually use min d.f sep (Fig 16) = 3λ
since at high voltage of use, if too close, the depletion regions may overlap and current flow between them.


Note: Some processes use a special step to eliminate this problem. ---

> Now: What about two level separations:

Fig 19: Must keep at least λ bet. poly i.diff (unwound) or will get an unwanted large capacitance when red overlaps green

> Fig 20: When Form a transistor (poly over diff)

Must overlap by a least 2λ . Reason, if ever there is not an overlap, will get a short circuit



An EXAMPLE OF SPECIAL RULE: [if poly width $> n\lambda$, then overlap cube $\geq 1.5\lambda$]

Continue with Slide 1

- Fig 21 shows examples: overlap Poly, 2λ , poly-diff sep 1λ , diff must be 2λ wide (triangular)
- To Form Depl. mode FETS: Yellow region must extend 1.5λ beyond gate, it must be $1.5\lambda^+$ from any enhancement mode gates. Fig 22

- Contacts: See Figures 23, 24, 28.

> Cuts must be min. linewidth size: $\text{min} = 2\lambda \times 2\lambda$ square

> Must be surrounded by at least one λ on all sides, to insure contact, and no contact with unwanted layer

> Cuts to Diffusion must be 2λ from nearest gate to positively insure no shortout of FET

> usually use many small cuts to contact large area of Diff, which decreases contact resistance.

Fig 27/28 • METAL: Due to steep slopes, rough terrain, Metal should be 3λ wide 3λ sep

• BUTTING CONTACT: If want ^(except contacts o.u. 1λ) to contact Red to Green, use Butting contact (descriptor)

• Buried Contact: There is another way. We sometimes use it, but don't recommend it in general.

With another mask step, can cut the thin oxide in selected regions prior to putting down poly, and then special sequence (find fab line) can make direct poly-diff contact. Routes are very fabrication dependent.

Advantage: much smaller contact area. Can run indep metal over top. Makes some layouts with advantage

• In principle can contact to Poly over gate: But, can't do this to minimum size gate especially if 2λ on all sides.
Draw sketch

