

6.978 LECTURE # 16.

NOVEMBER 14.

TODAY: MORE ABOUT THE FUTURE: HOW THE PATT & FAB TECHNOLOGIES MAY BE IMPROVED TO ACHIEVE SCALING TO LIM. DIM.

FIRST: PROJECTS: NOTE: NO OFF. HRS. TMAW. FRIDAY INSTEAD

• Prof. Antoniadis is looking for several students to collaborate on designing & laying out electrical test patterns. These will be acceptable projects and any who haven't started work on a project yet - I suggest you speak with Prof. Antoniadis right after class. Dimitri - perhaps you could say a bit more about this: ---

• There are some students who haven't yet turned in enough of the project assignments for me to get a clear idea of your project selection. Please see me after class if you are on this list (I'll finish a bit early):


- Rae McClellan, Dave Levitt, Dave Shorer, Scott Westbrook, Moshe Baim, Martin Freeman.
- (@lockgenerator)

• You may have noticed the OVG cuts in the PAD cells over the contact pads. We will be producing an OVG mask, which could be used in later processing to pattern protective OVG. However, in the fab of the project set, no OVG will be placed. You will therefore ^{may} be able to probe any large (> 25µm x 25µm) metal features as test points. Sometimes people put these in as contingencies (rather than bringing out all test points to contact pads.) But be careful of large C's AND gates and yanked!

• A word about ^{Functional} testing: Testing uncovered chips requires reduced light levels. The operation of dynamic circuits using pass transistor input to a gate can be severely affected by light. Light induces leakage currents in the n-p junctions between source and drain and substrate. At room T, charge may be stored for a number of milliseconds on dyn. nodes in ABSENCE of light. However, in normal room light, this time may be reduced to tens of microseconds. Avoid light when long clock periods are used. Dyn. Mem. Chips perhaps in Blk degree perhaps beams of this effect.

• 2 weeks to get the prelim layout of combinatorial subblock. I want to check IF want to set on / off chip set.


• COMMENT ON WIRING STRATEGIES



Things

• The PLA Library cells: Several of you are using the PLA cells in your projects. You've already noted there are differences in the pullups, the IN, OUT registers. The other cells look the same as those in the book. BUT, there is a key difference - I want to thank Glen Miranker for bringing this to my attention:

Note that the pullups are 2:1.



It was designed so that the PULLDOWNS could be 1:2. This makes the ratio 4:1 as required. BUT NOTE, if you programmed it with min width diffusion lines, you would make pull downs that were 1:1, and overall ratio would be only 2:1.

Reason for 1:2 pull downs: In large PLA, the limiting factor will or might be the FANOUT into the OR plane. The larger pull downs and shorter pull ups can source or sink more current and can thus drive this larger capacitive load twice as fast as the design in the book.

The 1:2 pull down doesn't enlarge the basic PLA cell per area. We use a 4λ x 4λ DIFF box to place a transistor rather than a 2λ x 4λ box. Sketch on SLIDE

things

• FINAL: I had originally planned to give a Take Home Final Exam. However, I now think that such a final would be antithetical after the projects. I'd much rather that you put your energies into your projects and not worry about a final. So I don't plan to give a final.

Those who didn't do well on the midterm: please remember that I will be giving the PROJECT ^{much} more weight than the M.T. Exam. If you are still concerned - see me.

PATTERNING & FABRICATION IN THE FUTURE:

IN the previous lectures, we examined the quantitative effects on performance of scaling down the dimensions of devices in our systems, i.e. The effect of making things smaller. We also studied factors which limited such scaling, i.e. How small the transistor can be made and still function.

Now: How in fact can we make things that small?
Recall that the limiting feature sizes were on the order of 1/4 micron feature sizes. The wavelength of visible light is ~ 0.4 to 0.7 μm . UV is ~ 0.2 to 0.3 μm .

- LETS EXPAND OUR VIEW OF THE FUTURE FROM THE SIMPLE TABLE GIVEN LAST TIME OF SIZE/PERF. as fun time. TO INCLUDE HOW THESE CHANGES CAN BE BROUGHT ABOUT.
NOTE: ALTHOUGH AS SYSTEM DESIGNERS WE WON'T NEC. BE INVOLVED IN THESE PATT/FAB TECH. CHANGES, WE MAY NEED TO KNOW ABOUT THEM, TO UNDERSTAND HOW THEY MAY AFFECT SYSTEM DESIGNS OR DESIGN FILE PREPARATION. THIS IS ESP. TRUE FOR THOSE COORDINATING PROJECT SETS.
- FOR THE DESIGNER WHO DOESN'T GET INVOLVED IN IMPL., OUR FILM PROCESSING ANALOGY WILL HOLD, EVEN THOUGH THE PROCESSING TECHNOLOGIES ARE RAP. CHANGING: WE'LL KEEP GETTING FASTER & FINER GRAIN FILM EACH YEAR - - -

AS WE PROCEED FROM 6 μm TO 0.3 μm FEATURE SIZES,

- | | |
|--|-------------------------|
| ① CIRCUIT & DEVICE TECHNOLOGY & DESIGN RULES & CONSTRAINTS | } WILL ALL BE CHANGING. |
| ② PROCESSING TECHNOLOGIES | |
| ③ PATTERNING TECHNOLOGIES | |

LET'S EXAMINE THESE IN ORDER:

DESIGN:

① NMOS will very likely be a standard technology for high density / high performance LSI / VLSI for the next 4 to 6 years at least. When feature sizes go under 1µm, we will be forced into new device, circuit, system design techniques because of getting boxed into the current density vs power density corner as we saw last time. A likely candidate for the 1µm to 0.3µm scaling is CMOS, which is similar ^{to CMOS} as a medium for design.

However, we needn't be too worried about these changes. During the next 4-6 years, computer aids for design will be rapidly improved. Design will be done at a higher level - more like arranging the floor plan of subsystems and compiling stick diagrams cell arrays from libraries into target design rules - with aids helping check for current / power density limits, etc.

So, as fast as changes in the way we design or constraints on design occur, we will get improved design aids - design should get much easier.

② PROCESSING TECHNOLOGIES: Even if we could pattern resist with features smaller than the wavelength of light, current processes couldn't "develop the film":

Independent of any particular technology, (a) diffusions produced by placing wafers in gases at high temperature, and (b) wet etching techniques, are not sufficiently controllable to achieve fine feature sizes.

Some solutions:

(a) Ion implantation is even now replacing earlier techniques for diff. of impurities into the substrate. Offers high degree of control over dosage, and high uniformity.

Basically, the wafer with patterned resist is simply exposed to ions accelerated in a big ion accelerator. The ion implanters are expensive, but in principle are simple. Also, easily automated. Wafers can be delivered on a truck and flipped into position in a lock, then exposed, then continue on.

(b) Wet etching gradually replaced by etching with Plasmas: i.e. by using glow discharges of gases to produce free ion of great chemical activity. Again, here, can achieve great control over the etching process.

(c) How might we achieve high aspect ratio wires?

Techniques are evolving. One possibility is called ion milling. Ions accelerated to modest energies sputter away metal not covered with resist. Can yield sides much steeper than with wet etching.

PATTERNING: O.K., maybe improved design systems will help us cope with changing technology & more design constraints, and process technology may evolve to etch or implant fine details. But how do we pattern resist with features finer than wavelength of UV light?

Patterning Technology is undergoing a rapid evolution. It is important that we have a feeling for this because a lot of information handling is involved in patterning; patterning technology imposes many constraints on designs and design files.

Also, great reductions in impl. turnaround time can be made by system designers working to take advantage of new patterning technologies - which provide opportunities for more automation of the overall process.

• LETS SKETCH THE COMING EVOLUTION IN PAD TECH BY BEGINNING WITH WHATS HAPPENING RIGHT NOW --- THEN WORKING FROM THERE.

SLIDES MOST FAB LINES USE "WORKING PLATES" TO MAKE A SORT OF "CONTACT PRINT" EXPOSURE TO PATTERN RESIST. THE SLATES GET DIRTY; WEAR OUT.

- SO: TREND IS TO PROJECTION EXPOSURE OF 2X (or higher) MASK ONTO THE WAFER. MASTER MASKS CAN BE USED (DON'T WEAR OUT). LARGER FEATURE SIZE ON MASK MAKES IT A BIT EASIER TO PRODUCE MASKS OF A GIVEN ON-CHIP FEATURE SIZE.


SUCH PROJECTION EXPOSURE WILL BE GOOD DOWN TO $\approx 1\mu\text{m}$ FEATURE SIZES. BELOW THAT WE'LL NEED AN ALT IN UV LIGHT. BUT MORE THAN FEAT SIZE to vary about. λ also result of $\approx 1\mu\text{m}$

- BUT EVEN AT $\approx 2\mu\text{m}$ FEATURE SIZE ($\lambda = 1\mu\text{m}$) WE

ENCOUNTER A PROBLEM WITH RUNOUT: So far we've always thought of exposing whole wafer at once. Can we continue to do this? Possibly not. Consider:

When bare wafer is heated, it expands. Now suppose SiO_2 is grown. Thermal coeff of exp of SiO_2 is $\approx 1/10$ that of Si.

As wafer cools, Si shrinks more than SiO_2 . So, wafer won't be flat, but will be convex on the SiO_2 side.



Now if cooled slowly, may be possible to relieve the stress induced by the diff in ~~layers~~ contraction.

- But - while wafers might then be flat - they are of a slightly different size than originally. Unfortunately this change is pattern dependent, and so we can't resort to simply making successive work layers larger.

- As wafers get larger, and feature sizes smaller, at some point full wafer exposure must be abandoned because won't be able to align a successive layer over whole chip.

Alternatives to Full Wafer Exposure:


- (i) Direct exposure of resist on wafer using an Electron Beam. The beam can not only expose, but can using a variety of techniques, sense a pattern previously produced, thus doing local alignment corrections.
- (ii) Exposure using masks, probably projection of mask, but of less than full wafer. Steps repeat with local alignment on the wafer to cover entire wafer.

When $\lambda < 0.5 \mu m$, Feature size $< 1.0 \mu m$, we no longer can use UV light (wavelength $\approx 0.3 \mu m$), since can't resolve features.

- What are the alternatives available? First, we could use an electron beam. Electrons accelerated to moderate energies will expose various resists. We can produce very narrow E-beams ~~of 250 Å~~, but there are problems which will likely limit use of Direct writing with E-Beams to feature sizes $> 0.5 \mu m$. Problems:

vector scan or raster scan.
(variety of tips.)
evolving rapidly

> Main problem is scattering of electrons in resist and silicon. The exposure latitude narrows as the spatial period of a pattern is reduced:



SHOW SLIDE OF CALL EXP.

USING AS 250 Å, 10 KeV, resist 0.4 μm.
AT SPACINGS OF 2 μm, 1 μm, 0.5 μm, 0.3 μm.

> Associated Problem: Exposure at any point depends on exp. at neighboring points. This proximity effect requires pattern dependent exposure corrections at small values of λ .

> As λ decreases, the time to "write" the whole wafer rapidly increases. Time (exposure) per wafer gets very large at small λ .

- However, although time/water may be long, the direct writing E-beam exposure offers possibility of shorter turnaround than when using masks. No masks to pattern and develop. The E-beam machine can be viewed as a COMPUTER OUTPUT DEVICE. We could have a different chip design in every chip position. IDEAL FOR MULTI-PROJ. CHIP SET IMPLEMENTATION. Especially if integrated into a relatively automated fabrication facility.

- O.K. But how do we do better than $\approx 0.5 \mu m$, and how do we get high water throughput in manufacturing at $< 0.5 \mu m$ feature sizes?

- ONE POSSIBILITY IS TO USE X-RAYS TO EXPOSE THE RESIST.
 (MUCH OF THE PROGRESS IN THIS AREA IS RESULT OF WORK BY HANK SMITH AND HIS COLLEAGUES AT MIT'S LINCOLN LABS.)

WE GET AROUND THE WAVE LENGTH PROBLEM BY USING SOFT X-RAY RATHER THAN UV. TECHNIQUES FOR OPTICAL ALIGNMENT (INTERFEROMETRIC TECHNIQUES) ARE NOW KNOWN WHICH CAN ALIGN TO $\approx 0.02 \mu m$. X-RAYS OF ≈ 100 to 1000 eV range (wavelengths ≈ 0.001 to $0.01 \mu m$)

SO, WE CAN USE THE STEP & ALIGN TECHNIQUE TO ULTIMATELY SMALL DIMENSIONS USING OPTICAL INTERFEROMETRIC ALIGNMENT AND X-RAY EXPOSURE.

- WE ARE THUS BACK TO MAKING MASKS:

vk on next page
 ↙

X-RAYS REQ. A VERY THIN MASK SUPPORT : e.g. MYLAR, UPON WHICH A HEAVY METAL SUCH AS GOLD OR TUNGSTEN IS USED AS THE OPAQUE MATERIAL.

NO BACKSCATTERING OF X-RAYS OCCURS. INTERACTIONS OF X-RAYS WITH MATTER TEND TO BE ISOLATED, LOCAL EVENTS. ANY ELECTRONS PRODUCED WHEN XRAY ABSORBED ARE LOW ENOUGH IN ENERGY SO RANGE IS ONLY SMALL FRACTION OF MM.

- SO, PATTERNS PRODUCED BY X-RAYS IN RESIST ON SILICON ARE MUCH CLEANER, BETTER DEFINED THAN THOSE PRODUCED BY ANY OTHER KNOWN TECHNIQUE
SLIDE SHOWS PAD WITH PERIOD OF $\approx 0.3 \mu\text{m}$.


SLIDE

- HOW DO WE MAKE THE X-RAY MASKS?

ANS: USING AN E-BEAM MACHINE!

(O.K. IF IT TAKES A WHILE TO EXPOSE, SINCE WILL USE MANY TIMES)

- A Problem with X-RAYS:



if use traditional method of producing soft x-rays, we have problem of not a "point source" and beam is not collimated. So, if put close to source to get higher intensity, the resolution is poor. If further away, exposure time too long.

- A solution: Use a Storage ring (synchrotron) to produce the X-rays. A 500 to 700 MeV electron storage ring shaped as a many sided polygon. Beam deflected at each "corner" using superconducting magnets. Deflection results in centripetal acceleration of electron and hence in intense tangential emission of synchrotron radiation. The most important component of such radiation is soft X-rays. Could fit one exposure station to each vertex.

Alignment would be done by an automated optical interferometric technique, on a per chip basis.

X-ray intensity in such a system is high enough that one layer of one chip could be exposed at each vertex every few seconds. Achievable values of λ in both the feature size and alignment sense are down to $\approx \lambda = 0.1 \mu\text{m}$.

- AN OVERVIEW OF POSSIBLE FUTURE ROUTES FROM DESIGN FILES TO FINISHED CHIPS WITH MICRON TO SUB-MICRON FEATURES IS GIVEN IN FIG 27 SLIDE

- IN IMMEDIATE FUTURE: MANUF OVER NEXT 3-4 YRS:

PROJ. EXP. WILL WORK DOWN TO \approx 1-2 μ m feature size) AND PROJ. EXP + STEP \ddagger ALIGN ON WAFER WILL GET AROUND ANY RYNOVT PROBLEMS.

- This also eliminates STEP \ddagger , REP. IN MARK MAKING. COULD HAVE REASONABLE TURN AROUND IF OPTIMIZED FOR THAT (TREND TO MAKING OPT MANS BY E-BEAM: SIMPLER, QUICKER, THAN P.G.)

- RIGHTMOST PATH: DIRECT WRITING WITH E-BEAMS:

WHILE SLOW / WAFER PATTERNED, NEVERTHELESS PROMISES THE ULTIMATE IN SHORT TURN AROUND. A LIGHTLY LOADED HIGHLY AUTOMATED PROTOTYPING FACILITY WOULD BE ULTIMATE FOR QUICK DESIGN DEVELOPMENT. WORKABLE DOWN TO $\lambda \approx$ 0.3 μ m Features 0.5 to 0.6 μ m

- CENTER PATH: POSSIBLY THE ULTIMATE MANUFACTURING

PATH FOR DENSEST SYSTEMS. CLEARLY WORKABLE FROM PATTERN FEATURE SIZE \ddagger , ALIGNMENT STANDPOINT DOWN TO $\lambda \approx$ 0.1 μ m. (FETSIX 0.2 μ m) i.e. to limiting dimensions.

[NOTE: PROCESS Tech.; Device Circuit \ddagger System Design Methodology] MUST evolve with all this.

- Could imagine: Prototyping design in Q.T. environment at $\lambda = 0.5 \mu$ m, then manufacturing full systems at $\lambda = 0.2 \mu$ m.

