

A Guide to LSI Implementation

Robert Hon and Carlo Sequin

SEPTEMBER 27, 1978

© Copyright 1978 by Xerox Corporation

XEROX
PALO ALTO RESEARCH CENTER
3333 Coyote Hill Road
Palo Alto, California 94304



DIF	+		
IMP	+		
POL	+		
CUT	+		
MET	+		
OVG	+		








Table of Contents

Foreword	ii
1. The New IC Designer	1
2. IC Design Tools	4
2.1 Automated Design Aids	5
2.2 IC Layout Languages	9
2.3 Checking Your Design	15
2.4 Simulation as an IC Design Tool	19
3. An Overview of IC Implementation	26
3.1 Mask Generation	26
<i>reticles, masters, submasters, working plates, blowbacks critical dimensions, parity marks, fiducials, alignment marks</i>	
3.2 The Basic Fabrication Process	28
<i>Si gate NMOS process photolithography tradeoffs, processing tradeoffs</i>	
4. Nasty Details and IC Pattern Preparation	32
<i>the starting frame, alignment marks, packaging constraints, scribe lines, chip size and yield, test patterns</i>	
5. Mask Specification	38
<i>implications of current PG machines, working plate polarity, mask compensation for processing</i>	
6. When the Wafers Are Delivered...	40
6.1 Wafer Separation	40
6.2 Chip Bonding	41
6.3 IC Testing	43
7. An Example Project Chip and Starting Frame	51
7.1 The Starting Frame	51
<i>alignment marks, critical dimensions, etch test patterns, scribe lines</i>	
7.2 Test Patterns	58
7.3 An Example Project	63
Appendices	
A. Specifications Sent to the Mask House	68
B. Index of Manufacturers	72
C. Mann 3000 Pattern Generator Format	74
D. ICLIC Manual	79
E. Basic Library of Symbols	100
F. References	142

Foreword

This book was produced as a result of the 1978 Summer Program of the LSI Systems Area of Xerox Palo Alto Research Center (PARC). This program involved the participation of summer employees Bob Baldwin (undergraduate at MIT), Peter Dobrowolski (master's student at UC Berkeley), Bob Hon (Ph.D. student at Carnegie-Mellon University), and Steve Trimberger (Ph.D. student at UC Irvine). These students and our consultants Carlo Sequin (professor at UC Berkeley), Carver Mead (professor at Caltech), and Jim Rowson and Dave Johannsen (Ph.D. students at Caltech) have spent the summer working with us on various aspects of integrated systems design and implementation, including a multi-project chip and this document. Xerox employees who participated in the program include Rick Davies (General Sciences Lab), Maureen Stone (Advanced Systems Department), and our own group members Lynn Conway, Doug Fairbairn, Dick Lyon, and Wayne Wilner.

In spite of the difficulty of working on a short schedule with people of widely differing backgrounds, co-editors Bob Hon and Carlo Sequin have managed to produce this timely document, to help bring integrated system capability to a wide range of users, including universities. Bob Hon, the principal author, has collected considerable relevant information about current patterning and fabrication technologies, and prospects for future changes that readers should be aware of; he also personally carried the PARC summer-1978 multi-project chip from individual project designs through maskmaking, and arranged for subsequent processing.

The other three students cooperated in the writing of this book by contributing sections, and became involved in the multi-project chip by producing project designs and by helping with design tools. Bob Baldwin assisted in establishing a cell library, designing two projects, writing design conversion software, and documenting his work in sections of this book. Steve Trimberger is building our new design system, and has built some of our existing tools; he has provided the writeup on automated design systems, and designed a project with the aid of a hybrid of our graphical layout system and a general purpose programming language. Peter Dobrowolski designed and built some IC test hardware for us this summer, and wrote the book section which summarizes testing strategies; in addition, his chip project illustrates the use of PLA's for a novel bit-staggered timing scheme for fast arithmetic functions.

Rick Davies provided the section on process test patterns, documenting his project on the chip. Maureen Stone wrote a section on symbolic layout languages and the appendix on ICLIC. Within our own group, Wayne Wilner has described the problem of design rule checking, and Dick Lyon

has provided the section on circuit simulation.

Carver Mead provided important technical advice and encouragement. Lynn Conway (manager of our LSI Systems Area) provided the drive that it took to make this book happen. She and Carver have recently written the book *Introduction to VLSI Systems*, which is assumed to be available as a reference with this document.

Richard F. Lyon
Douglas G. Fairbairn

The authors would like to acknowledge the help of Dick Lyon, who spent considerable time working on this document as the final deadline approached.

Bob Hon
Carlo Sequin