PROCEEDINGS
of the Second Caltech Conference on
VERY LARGE SCALE INTEGRATION

held at the
California Institute of Technology
19–21 January, 1981

Organized by the Caltech Computer Science Department
and the Caltech Industrial Associates Office
and sponsored by
Caltech Industrial Associates
and the National Science Foundation

Editor: Charles L. Seitz

© Copyright, 1981, Caltech Computer Science Department, all rights reserved
# TABLE OF CONTENTS

## FORWARD

iv

## INVITED SPEAKERS SESSION

Chairperson: Charles L. Seitz

The MPC Adventures
Lynn A. Conway 5

MOSIS - The ARPA Silicon Broker
Danny Cohen, George Lewicki 29

Fast Turnaround Fabrication for Custom VLSI
Gunnar A. Wetlesen 45

Longer Term Directions for Semi-Custom VLSI
Gordon B. Hoffman 55

## FABRICATION SESSIONS

Chairperson: James D. Meindl 63

Trends in Silicon Processing
V. Leo Rideout 65

Electron Beam Testing and Restructuring of Integrated Circuits
D. C. Shaver 111

Two Timing Samplers
Edward H. Frank, Robert F. Sproull 127

The Role of Test Chips in Coordinating Logic and Circuit Design and Layout Aids for VLSI
Martin G. Buehler, Loren W. Linholm 135

## INNOVATIVE LSI DESIGNS SESSION

Chairperson: Gerald J. Sussman 153

Bit Serial Inner Product Processors in VLSI
Misha R. Buric, Carver A. Mead 155

A Smart Memory Array Processor for Two Layer Path Finding
Christopher R. Carroll 165

Special Purpose Hardware for Design Rule Checking
Larry Seiler 197

A VLSI Tactile Sensing Array Computer
John E. Tanner, Marc H. Raibert, Raymond Eskenazi 217

CALTECH CONFERENCE ON VLSI, January 1981
# Table of Contents (Cont'd)

## COMPUTER-AIDED DESIGN SESSION

**Chairperson: Martin Newell**

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Algorithmic Layout of Gate Macros</td>
<td>235</td>
</tr>
<tr>
<td><em>Daniel D. Gajski, Avincoan Bilgory, Joseph Luhukay</em></td>
<td></td>
</tr>
<tr>
<td>SLIM: A Language for Microcode Description and Simulation in VLSI</td>
<td>237</td>
</tr>
<tr>
<td><em>John Hennessy</em></td>
<td></td>
</tr>
<tr>
<td>Signal Delay in RC Tree Networks</td>
<td>253</td>
</tr>
<tr>
<td><em>Paul Penfield, Jr., Jorge Rubinstein</em></td>
<td></td>
</tr>
<tr>
<td>Functional Verification in an Interactive Symbolic IC Design</td>
<td>269</td>
</tr>
<tr>
<td>Environment</td>
<td></td>
</tr>
<tr>
<td><em>Bryan Ackland, Neil Weste</em></td>
<td>285</td>
</tr>
<tr>
<td>A Methodology for Improved Verification of VLSI Designs Without Loss</td>
<td>299</td>
</tr>
<tr>
<td><em>of Area</em></td>
<td></td>
</tr>
<tr>
<td><em>Louis K. Scheffer</em></td>
<td></td>
</tr>
</tbody>
</table>

## INNOVATIVE CIRCUIT DESIGNS SESSION

**Chairperson: Thomas F. Knight, Jr.**

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Considerations for an Analog Four Quadrant SC Multiplier</td>
<td>311</td>
</tr>
<tr>
<td><em>Phillip E. Allen, William H. Cantrell</em></td>
<td></td>
</tr>
<tr>
<td>A One Transistor RAM for MPC Projects</td>
<td>313</td>
</tr>
<tr>
<td><em>James J. Cherry, Gerald L. Roylanche</em></td>
<td></td>
</tr>
<tr>
<td>PIA Design in NAND Structure</td>
<td>329</td>
</tr>
<tr>
<td><em>Chong Ming Lin</em></td>
<td></td>
</tr>
<tr>
<td>A Multiproject Chip Approach to the Teaching of Analog MOS LSI and</td>
<td>343</td>
</tr>
<tr>
<td>VLSI</td>
<td></td>
</tr>
<tr>
<td><em>Yannis P. Tsividis, Dimitri A. Antoniadis</em></td>
<td>355</td>
</tr>
</tbody>
</table>

## DESIGN DISCIPLINES SESSION

**Chairperson: Martin Rem**

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Towards a Formal Treatment of VLSI Arrays</td>
<td>373</td>
</tr>
<tr>
<td><em>Lennart Johnsson, Danny Cohen, Uri Weiser, Alan L. Davis</em></td>
<td></td>
</tr>
<tr>
<td>A Notation for Designing Restoring Logic Circuitry in CMOS</td>
<td>375</td>
</tr>
<tr>
<td><em>Martin Rem, Carver Mead</em></td>
<td></td>
</tr>
<tr>
<td>A Structured Approach to VLSI Layout Design</td>
<td>399</td>
</tr>
<tr>
<td><em>M. S. Krishnan</em></td>
<td></td>
</tr>
<tr>
<td>Minimum Propagation Delays in VLSI</td>
<td>413</td>
</tr>
<tr>
<td><em>Carver Mead, Martin Rem</em></td>
<td></td>
</tr>
</tbody>
</table>
# Table of Contents (Cont'd)

Towards More Realistic Models of Computations for VLSI  
B. M. Chazelle, L. M. Monier  
441

A Logic Design Theory for VLSI  
John P. Hayes  
455

ARCHITECTURE SESSION  
Chairperson: Alan L. Davis  
477

A Restructurable Integrated Circuit for Implementing Programmable Digital Systems  
Rob Budzinski, John Linn, Satish Thatte  
481

Communication in a Tree Machine  
Sally A. Browning, Charles L. Seitz  
509

The Torus: An Exercise in Constructing a Processing Surface  
Alain J. Martin  
527

Architecture for VLSI Design of Reed-Solomon Encoders  
K. Y. Liu  
539

Communications for Next Generation Single Chip Computers  
David R. Smith, Douglas Chan  
555

---

*CALTECH CONFERENCE ON VLSI, January 1981*
FOREWORD

As Lynn Conway pointed out in her invited talk (page 5), the two-year period between that first VLSI conference held at Caltech in January 1979 and this Second Caltech Conference on VLSI "...has been one of tremendous activity in VLSI, a time of real discovery and rapid progress."

Let me mention two of the important milestones reached in this period. Regular and reliable channels for those of us in universities to fabricate our designs were established, and several existing and new companies are organizing to provide such services commercially. The building of clean interfaces between design and fabrication, and the possible restructuring and broadening the design base of the microcircuit industry along this pattern, is the theme of the invited speakers session that opened the conference.

*Introduction to VLSI Systems* by Carver Mead and Lynn Conway was published in the Fall of 1980, and, with some stimulus also in the form of "teacher's courses," the VLSI design courses and project laboratories pioneered in a few universities and innovative companies seem since to be spreading exponentially.

That Lynn Conway and Carver Mead were the central figures in both of these accomplishments, and that their energies have been directed at these two projects that have made the VLSI research community more cohesive and cooperative, is surely a testimony to their insight and character.

The technical sessions were organized to provide a broad view -- including fabrication, innovative designs, design tools, design disciplines, and architecture -- of research efforts underway in industry, government, and universities.

The 28 papers presented were selected by the organizing committee from nearly five times as many submitted. We received many more excellent papers than we could accept for presentation and publication.
We at Caltech are very pleased with the alternation established with the MIT Conference on Advanced Research in Integrated Circuits in January 1980, and January 1982, and recommend to the interested reader the proceedings of the January 1982 conference and of other conferences held at the University of Edinburgh (August 1981) and Carnegie-Mellon University (October 1981). Proceedings from these conferences were published by Academic Press (VLSI81, Edinburgh), by Computer Science Press (VLSI Systems and Computations, Carnegie-Mellon), and Artech House, Dedham, MA (Proceedings, Conference on Advanced Research in VLSI, MIT January 1982). Proceedings of the Caltech conferences, January 1979 and January 1981, will continue to be available through the Computer Science Librarian, Caltech 256-80, Pasadena, CA 91125.

Alas, the commercial publishers we approached in the fall of 1980, prior to the publication of the Mead & Conway text, were not yet ready to publish VLSI Proceedings, and we had to undertake this job internally. Your editor greatly regrets and apologizes to the authors and to those who had to wait for their orders to be filled for the extraordinary delays we have experienced in preparing this 600-page document. Very special thanks go to my secretary, Vivian Davies, for her care and persistence in assembling the document, making arrangements with printers, and sorting out the orders, after a turnover in our staff, as well as reminding the editor frequently of his duties.

This conference was organized jointly by the Caltech Computer Science Department and the Caltech Industrial Associates Office, and was sponsored by the Industrial Associates and by the National Science Foundation. My thanks to Bernie Chern of NSF for his support and assistance in expanding the representation at the conference to many more universities.

Finally, let me express my thanks and appreciation to the technical program committee, consisting of Forest Baskett, Xerox PARC and Stanford University; Alan L. Davis, University of Utah; Lee Hollaar, University of Utah; Paul Hudak, University of Utah; Lennart Johnsson, Caltech; Thomas F. Knight, Jr., Massachusetts Institute of Technology; James D. Meindl, Stanford University; Glenn Miranker, IBM Corporation; Martin Newell, Xerox
PARC; Martin Rem, Technical University, Eindhoven, and Caltech; James A. Rowson, Caltech; Dick Sites, Digital Equipment Corporation; Harold Stone, University of Massachusetts; and Gerald J. Sussman, Massachusetts Institute of Technology, for classifying and refereeing the very large number of papers over a brief period before Christmas.

Charles L Seitz
Conference Chairperson and Proceedings Editor