

6.978. LECTURE #8:

OCTOBER 5

- BE SURE YOU'RE REGISTERED ... WILL SET UP ACCOUNTS BASED ON WHOSE REGISTERED (OR MAIL) NETWORK
 - TODAY: EXAMPLES:
 - LAYOUT OF THE PLA
 - DESIGN OF THE BARREL SHIFTER
 - DESIGN IDEAS FOR A SERIAL BIT-STRING COMPARATOR
 - WERE ~1/3 THRU COURSE. SO FAR STARTUP TRANSIENT -- NEW STUFF -- HW
 - NEXT 1/3 BEGIN TO LEARN BY DOING -- STUDY EXAMPLES, DO INFORMAL SNFF IN LAB -- FIND OUT WHAT DO WE NEED TO KNOW --
 - FINAL '13 PRESUMPTIVE TO FINISH A PROJECT. SPECULATE ABOUT FUTURE
-

- LETS USE WHAT LEARNED SO FAR, STUDY EXAMPLES:
TO CLARIFY MATERIAL. PERHAPS RAISE SOME QUEST.
GIVE US INSIGHT INTO POSSIBILITIES OF DES. INTEG. STRUCTURES
- WE'VE SEEN THAT THE PLA IS AN IMPORTANT SUBSYSTEM.
WE'LL USE IT TO BUILD C/L, AND FINITE STATE MACHINES
- ALMOST EVERY SYSTEM WE BUILD WILL HAVE SOME PLAT IN IT.
- LETS REVIEW THE STRUCT/FUN OF PLA, ; THEN DEVELOP A LAYOUT
- WE CAN ALL USE THIS LAYOUT IF WE LIST IN OUR DESIGNS
- THIS LAYOUT ISN'T "HARD" OR "TRICKY" IN TERMS OF DESIGN RULE CHECKING.
BUT IT IS A NEAT¹, COMPACT LAYOUT. THINGS JUST SORT OF FALL INTO PLACE
- THIS EXERCISE WILL ILLUSTRATE THE USE OF ; IMPORTANCE OF BREAKING DOWN A LAYOUT INTO A SMALL # OF MANAGEABLE, IDENTICAL, CELLS, WHICH CAN BE REPEATED TO BUILD UP THE LAYOUT.

O.K. First let's review PLA design:

- Keeping in mind now that we're leading up to LAYOUT.
- i.e., how can we keep things SIMPLE; not Kludgy!

SLIDE OF PLA Circuit (TALK THRU FUNCTION) NOR-NOR

- Recall that both Planes are similar, just tilted --- And that Pullups just along each edge, in similar positions.
- The interiors are all the same - except we're going to have to somehow place the transistors (program the PLA).
- Looks like the INPUT & OUTPUT parts are different, but each INPUT, each OUTPUT are just reflects.
- SO FAR, MAYBE JUST FOUR KINDS OF CELLS ???
WE'LL SEE
- Now, REVIEW STICK DIAGRAM:


SLIDE OF PLA STICK DIAG (TALK THRU STRUCTURE) & FUNCTION A BIT

- Now we see ~~specific~~ starting points for layouts of cells.
- Also, we see that maybe there are more than 4 cell types: What about the GROUND CONNECTIONS? What about connecting the two PLANES?
- i.e. The key question is how to break up the LAYOUT into simpler similar cells, rather than just attacking the whole thing at once!


- We note that the most important region to do REGULARLY & COMPACTLY is probably the "PLANES":

[THE PLANES WILL OCCUPY MOST OF THE AREA OF A LARGE PLA, EVEN IF THE PULLUPS, DRIVERS, etc., are not minimized.]

- LOOK AT A PIECE OF THE STICK DIAG OF THE "AND" PLANE (TILT FOR "OR")




- This just reflects.
- How to lay out. Well, first put vertical reds and green as close as poss:
- Then put metal across this, as close as poss:
But contacts get vs, so use 4λ
- PLACE DIFF FLASHES, DETERMINES PITCH OF CELL.
- So we've laid out a "PAIR of PLA Cells" For the AND/OR Planes **ITS SQUARE!**





- WHAT ABOUT GND Return at edges of PLANES:

Could just use:




- BUT LET'S BE COOLER! IN A GIANT PLA, we'll need more GROUND RETURNS.

LETS MAKE A CELL THAT WE COULD USE AT INTERVALS, INSERTED AS ROWS, IN "AND" PLANE (cols in "OR" plane).




- LETS DESIGN CELLS TO CONNECT THE PLANES:

COULD JUST MAKE A **BLUE** to **RED** contact. But what if Right most PLA CELL DIDN'T HAVE A CONTACT? How would we make transistors there



- MUST LAYOUT 14λ HIGH, WITH RED WIRES GOING OUT AT PROPER PLACE TO ENTER A "TILTED" PLA CELL PAIR:




**WHILE SEEM SIMPLE,
NOTE, THESE ARE
FATHER TRICKY,
MINIMUM LAYOUTS**

SHOW SLIDES **CELLS, OVERALL, MANIPULATE CELLS**

(COVER IF TIME)

- REMEMBER, WE COULD HAVE MADE A NAND-NAND PLA RATHER THAN NOR-NOR:



- What would be advantages of this type of PLA?
(much smaller area)
except watch out for pullups!
- What would be disadvantages of NAND-NAND PLA?
 - > much slower
 - > speed is a fcn of size
 - > worst: pullup size is a function of size!
(so can't use same cell for all such pairs)

MORAL: DON'T USE NAND-NAND PLA unless it is small, you are right for space, and you check your delays & pullup/pulldown ratios CAREFULLY.


THE BARREL SHIFTER

- ONLY C/L, in fact can be done with a switch array, but is so useful and so clever, that I consider it an important "SUBSYSTEM".
- This maps nicely into silicon, and is kludgy using purchased parts.

SHOW ON
SLIDE

THE OM uses a 32 input, 16 output Barrel shifter. Used for all sorts of field extraction & alignment operations prior to inputting data to the ALU.


- Let's Describe and Design a FOUR BIT Barrel Shifter, [8 in 4 out] so we can keep the details in control & visualize what's happening.
- However, this design is directly extensible to a 16 bit Barrel Shifter.
- Block Diagram: Context: Embedded in a system. Two 4-bit Buses run right thru it!



CONCEPTUAL PICTURE
OF FUNCTION:

$$\begin{array}{c}
 \text{IN} \\
 \overline{A_3} \\
 \overline{A_2} \\
 \overline{A_1} \\
 \overline{A_0} \\
 \downarrow \text{S2=1} \\
 \overline{B_3} \\
 \overline{B_2} \\
 \overline{B_1} \\
 \overline{B_0}
 \end{array}
 \rightarrow
 \begin{array}{l}
 \text{OUT3} = A_1 \\
 \text{OUT2} = A_0 \\
 \text{OUT1} = B_3 \\
 \text{OUT0} = B_2
 \end{array}$$


- NOW, WE NEED A WAY OF CONNECTING ANY BUS BIT WITH ANY OUTPUT BIT. THUS WE MUST HAVE DATA PATHS RUNNING VERTICALLY.
- A SIMPLE CIRCUIT IS A 4×4 CROSSBAR --- THIS GIVES US SOME STARTING IDEAS:



- HERE, SWITCH SC_{ij} CONNECT BUS $_i$ TO OUTPUT $_j$
- WE COULD DO ALL SORTS OF SHIFTING, INTERCHANGING WITH THIS STRUCTURE.
- Ah! BUT IT HAS N^2 control lines that we must get into it. This might not be too bad for small N .
- BUT THERE IS A WAY TO CONNECT SOME SUBSETS OF THESE SWITCHES TO FORM A SIMPLE BARREL SHIFTER.


(cont.)

DRAW SAME DIAGRAM: WITH A FEW MORE LINES:



- DRAW IN ALL FETS TO CONNECT BUS_i TO OUTPUT_j ($\text{SHIFT} = 0$) THEN HOOK THEIR GATES TOGETHER, ; TO A LINE CALLED SHIFT0
- DRAW IN ALL FETS TO CONNECT BUS_i TO OUTPUT_j ($\text{SHIFT} = 1$) THEN HOOK THEIR GATES TOGETHER ^{it1} TO LINE CALLED SHIFT1
- ETC.
- ONLY ONE OF THE SHIFT LINE MAY BE ON AT ANY ONE TIME.
- THUS WE HAVE A FOUR X FOUR BARREL SHIFTER

NOW, HOW DO WE GET 2 4-BIT #'S BARREL SHIFTED TO ONE 4-BIT # OUT, WITH A GRACEFUL CROSSING OF THE WORD BOUNDARY? JUST ADD IN ANOTHER LINE FOR THE OTHER BUS, AND: SPLIT THE VERTICAL WIRES



- As Before, PLACE

> ALL FETS CONN. BUS_i to OUT_i. CONNECT GATES TO SHIFT0
 > ALL " " BUS_i to OUT_{i+1}. " " " " SHIFT1

, etc.

- Note How Now ON SHIFT1, AO → O1

$$\begin{array}{l}
 \text{AO} \rightarrow O1 \\
 \text{A1} \rightarrow O2 \\
 \text{A2} \rightarrow O3 \\
 \text{B3} \rightarrow O0
 \end{array}$$

A3 ↑ Shift0 OK


$$\begin{array}{l}
 \text{B3} \rightarrow O0 \\
 \text{B2} \rightarrow O1 \\
 \text{B1} \rightarrow O2 \\
 \text{B0} \rightarrow O3
 \end{array}$$

~~Shift0~~

?
 ~~A3~~ looks strange!
 OK!

AYOUT: The Barrel Shifter is one structure that seems easier to think of in circuit form. Try stick diagramming it and you'll see what I mean!

- But, once the Fig 14 structure is developed, you can see that the layout in Fig 14a is equivalent.
- Busses Run thru in POLY
- Outputs Run thru in DIFFUSION
- Adds Vertical Lines in Metal
- Shift Constants run Horizontally in POLY, cross FET GREEN, THEN VERT IN METAL
- SO, A PARTICULAR SHIFT CONSTANT CONNECTS A SET OF BUS LINES TO A SET OF OUT PUPS.
BASICALLY A SIMPLE TO CHECK LAYOUT



[THIS IS A VERY CLEVER SUBSYSTEM. I DON'T KNOW WHO ALL WORKED ON IT, BUT MOST OF THOSE NAMED IN THE SECTION "OM PROJECT AT CALTECH" HAD SOMETHING TO DO WITH IT.]


(A COUPLE OF MONTHS AGO I TALKED WITH DELL LATIN AND HEADS UP INTEL'S NEW ARCHITECTURE GROUP IN DALLAS --

(Both He): I THINK WE ARE WITNESSING A PERIOD OF CLASSIC INVENTION. THINGS ARE HAPPENING REMINISCENT OF WHEN CONSISTENTLY GOOD STEEL + THE BOOTSTRAP OF GOOD LATHES & MILLS BECAME AVAILABLE IN THE 19TH CENTURY: A PERIOD OF GREAT MACH INVENTIONS: COLT'S REVOLVER, THE IDEAS ASSOC. w/ INTERNAL COMBUSTION ENGINES, ETC.

SO, WHILE MAYBE MUCH OF THIS WILL BE AUTOMATED, IT WILL BE (AT FIRST) AT HIGH OR LOWER LEVELS. BUT AT THE JUNCTURE OF SYSTEMS w/ THIS NEW TECHNOLOGY--- I THINK WE'RE GOING TO SEE A LOT MORE INTRIGUING INVENTIONS


A SERIAL BIT STREAM COMPARATOR:

- LET ME POSE A PROBLEM: WE WANT TO MAKE A FAST/DENSE INTEGRATED SUBSYSTEM FOR DOING BIT STRINGS SEARCHES:



- MIGHT THINK OF LOADING A KEY STRING INTO A REGISTER, AND RUNNING DATA THRU A REG. NEXT TO IT AND SOMEHOW COMPARING ALL THE BITS. WHEN THEY ALL MATCH → GET A TRUE MATCH OUTPUT.
- WHY WOULD WE WANT TO DO THIS? LOTS OF SYSTEM APPLICATIONS. SEARCHING FOR DATA PATTERNS IN TEXT EDITING. COULD MAKE A SMART DISK SUBSYSTEM WITH A CHIP OUT THERE THAT COULD SEARCH FOR DATA BEFORE READING/WRITING, etc
- LET'S BUILD UP MORE OF THE BLOCK DIAGRAM! MIGHT WANT TO BE ABLE TO SEARCH UNDER A MATCH, SO WERE NOT LIMITED TO FIXED STRING LENGTHS:


So:




I.E., ONLY TRY TO MATCH THE SUBSET MARKED BY THE MASK BITS.

HOW WOULD WE DESIGN THIS?

- IN NON-INTEGRATED FORM, IT WILL BE EXPENSIVE: BECAUSE WE'D NEED SERIAL IN, PARALLEL OUT SHIFT REGISTERS - CAN'T MAKE DENSE BECAUSE OF LARGE PINOUTS.
 - BUT WHAT IF WE USE OUR FAMILIAR NMOS SHIFT REGISTERS:





- MAKE LOWER TWO LOADABLE ①
 - BRING MASK, DATA, KEY TO COMPARATOR ②
 - NOW DESIGN COMPARATOR:



HAND OUT H.W. #4

- NOW, HOW MIGHT WE STACK DIAGRAM THIS?
- THINK A LOT ABOUT HOW TO ROUTE VDD, GND, AND THE CLOCKS/CONTROLS
- POSSIBILITY : START TO WORK PROBLEM:



- GOT TO GET FEEDBACK TO $\phi \cdot LO$ IN LOWER TWO SOMEHOW.
- MANY ALTERNATIVES FOR WHOLE STRUCTURE. DO WE WANT TO RUN CLK/CTL VERT? OR HORIZ. CONTEXT? YOU DEFINE.

