

## 6.978. LECTURE #6. THURS, SEP 28.

- Collect Questionnaire (avail. to those who didn't get it)
  - Handout HW#3 part 2 (also part 1 " " " " " ")
  - A few HW #1 left, handout.
- 
- Today: <sup>(MORE RULES)</sup> Examples of layout from stick diagrams.  
Included will be a few more rules, and some tricks.
- 

> Review Last Time: Show & Discuss 3 SLIDES:

The Si-Gate nMOS process, & the design rules.

---

> A Little History

> Before Proceeding, reflect on diff. bet. Si-Gate nMOS & the earlier LSI process: metal-gate PMOS.

Apart from steadily increasing density as photolith & alignment & proc:

- Metal Gate has only 2 layers of interconnect Metal & Diff. While Si-Gate has 3 layers Metal, Poly, & Diff.

(Actually on ~2 1/2 since always have T where red > green)

- Metal Gate: T formed where thick oxide patterned between a metal over diff crossing? actually over a patterned gap between two diffused regions:

> Diff First placed, > Then thick oxide,   
(use oxide cuts to control location)  
> Then cut to channels, thin oxide, then metal. [Gate not self-aligned]

- Mobility of Holes is only  $\approx 1/2$  to  $1/3$  that of electrons.

- PMOS was a much easier process to get going, for many reasons.

- So layouts in pMOS tended to be more of a hack, due to interconnection difficulties, while as we've seen, (LED to Polycell approach) layouts in nMOS really have interesting topol. properties.
- Metal gate p-MOS suffered from alignment dependent large first order variations in gate-source, gate-drain capacitances due to large, variable overlap.
- Combine with lack of any consistent design methodology, you can see why LSI at first appeared uninteresting to system architects - the attitude was that such circuit and layout (work) should be left to low hires & peons. However, ~~the game has suddenly changed~~. Getting things to work was a hassle, and often required simulations of details of the circuitry (i.e., consider timing problems in unsystematically designed logic when there are large variable capacitances laying on everything).
- However, the game has suddenly changed. Of course most people will unnecessarily carry all the old traditions into the new game. That is fortunate for you, because they will underestimate what you can do, and will not be able to compete. (They'll think you're kidding about layout, when in fact you're employing algorithms faithfully directly in silicon structures.)

## LAYOUT:

### > Constraint on choice of levels:


Remember we seldom have to worry about voltage dividing between wires and FETs, since wires much lower (factor of  $\sim 10^3$ ) in resistance. Except be careful of long runs of poly that have to carry much current since poly sometimes may have  $R \sim 100 \Omega/\square$ .

Poly ok for clock lines, and we'll see other long run uses later. but not o.k. for routing VDD & GND (except for short crossings)




Use Metal & DIFF for routing VDD & GND.

Speaking of resistances:

> The way I think about sheet resistivity:




Place  $\square$  between really good conductors. Measure  $R = \frac{E}{I}$



So, for same thickness, Resistance is same for  $\square$  of any size.

Thus we quote to "sheet resistivity in  $\Omega / \square$  (ohms per square)


‡ Calculating the resistance of a layout is fairly easy: we just compute its effective L/W ratio and multiply by the sheet resistivity.



$R_M$	$\approx$	$0.1 \Omega / \square$
$R_P$	$\approx$	$15 - 100 \Omega / \square$
$R_d$	$\approx$	$10 \Omega / \square$
$R_g$	$\approx$	$10^4 \Omega / \square$

LAYOUT IDEAS: • Variety of ways to obtain any given Pull-up / Pull-down Ratio:


Consider: 8:1



• How would you make a really big pull-down?  
Instead of:




You could use a caterpillar:



- (FOR GIVEN RATIO)
- CHOICE OF whether to use long pullup / narrow pull-down (or) shorter pullup / wider pull-down depends on large variety of factors: (space constraints may dictate choice)
  - > wider pull-down version consumes more power
  - > wider pull-down version drives later stage faster
  - > wider pull-down version is slower to be driven by small preceding-stage. (more next week on calculating some of this)

• EXAMPLE: IN OUTPUT DRIVER, MAY WANT REALLY BIG T'S TO DRIVE OFF-CHIP CAP. LOAD: CONSIDER TRI-STATE DRIVER:



**SHOW SLIDE**

(we'll use something like this only single in layout)

## > SPEAKING OF POWER : ANOTHER LAYOUT CONSTRAINT

- We'll usually run VDD & GND to subsystems in METAL.  
There is a limit to how much current/unit cross-section that metal can carry
- Metal migration: a phen. (not well understood) where if a current density threshold is exceeded, the metal atoms start physically moving in direction of current.  
If small constriction: current higher there, metal moves faster there, next thing you know it blows like a fuse.
- For Aluminum: This limit is a few times  $10^5 \text{ a/cm}^2$   
i.e.  $\text{a few milliamperes/mm}^2$


Let's use a limit in this course of  $1 \text{ Ma/mm}^2$ . Note the scaling we will predict shows vertical dimension  $z$ ; all voltages scaling linearly with the horizontal scaling. But power density will remain same. Thus current densities will increase.

If you want your syst. design to last a while, you might use an even more conservative value, say  $0.5 \text{ Ma/mm}^2$


Unless someone finds a good way to fab high aspect ratio wires  $\frac{9\mu\text{m}}{1\mu\text{m}}$

## > Now what does this mean in practical terms in today's layouts

Metal wires are  $3\lambda$  wide =  $9\mu\text{m}$ , and  $\sim 1\mu\text{m}$  thick




Consider the Question: How many minimum size 4:1 inverters could power lines of minimum size support?



What is X  
 when  $I/area = 0.5 \mu A/\mu m^2$   
 ?

For 4:1 Inverters:  
 (min size)  
 (pull down)



ON Resistance =  $(4+1) 10^4 \Omega = 5 \times 10^4 \Omega$

$\therefore I = \frac{5}{5 \times 10^4} = 10^{-4} A = 0.1 mA$

- So a wire 9µ wide ~~could~~ has cross section =  $9 \mu m^2$ , and can supply  $9 \times 0.1 mA = \underline{4.5 mA}$  So  $X \sim 50$
- But usually half are on, half are off So  $X \sim 100$
- And if they are 8:1 rather than 4:1 :  $X \sim 200$
- But if make 8:1's like 4:1 then  $X \sim 100$

> WHAT THIS MEANS IS THAT MIN SIZE METAL LINES WILL SUPPLY A MODEST SIZE SUBSYSTEM, BUT NO MORE.


As we move up to larger subsystems, and groups of  $N_{em}$ , we at some point must start calculating the current requirements and wire the power mains appropriately:

SLIDE: FRONTPIERE  
SLIDE: CHAP 5 FIG 24



- Contribution of pass transistor to average DC power will be switching power dissipated by driving circuits at edge of arrays. (we'll go into more detail later in course)  
For now: look for pullups / sinks?
- Don't use poly or diff at these max densities. If must make crossover/crossbar use Diffusion. Width it a bit. Keep it short. Else if > 100's of diff --- it will start dropping voltage significantly.

LAYOUT EXAMPLE: on white board:




But would make it harder to change

could do this

[Note: local compression doesn't affect reg. dist. / area]

Now note: we could do this: The rules allow:





[But recommend if do this, enlarge to 1.5 to 2 lambda at edges over green]

(Don't want to short out)

[Also, this may not scale well as oxide gets thinner]

- But Note: Delays get longer! No such thing as a free lunch.

LAYOUT EXAMPLE:





> LAYOUT EXAMPLE: START INTO & GO AS FAR AS CAN IN SRCCELL


(SLIDE & WHITEBOARD)

If we're going to use a cell a lot, may want to work hard to make it small, fast, low power, etc.

But extreme compression (USE OF 45° LINES AND OTHERS, AND MORE, MORE FINE STRUCTURE) CONFLICTS NOT ONLY WITH DESIGN TIME BUT ALSO LAYOUT DESCRIPTION (AMOUNT OF CODE).

BIOLOGY ANALOGY: WANT SUBSYSTEMS THAT PERFORM FUNCS USING ARRAY OF SINGLE CELL TYPE, PERHAPS SURROUNDED BY INTERFACE CELLS, ALL OF WHICH IN ADDITION TO SPEED LOW POWER ETC IS DESCRIBABLE IN MIN. AMOUNT OF CODE (GENES!)

WALK THRU DESIGN



Pullup/pulldown?

8:1

[What is it here: ~9:1]

A guess at min area. 3:1 pullup, 1:3 pulldown

> Now what rule makes it  $21\lambda$  wide? why not it  $20\lambda$  wide?  
[ $3\lambda$  diff-diff]

> Metal Lines could be narrower, but wouldn't make it smaller in this case. Hint at how to make it smaller  
[moving battery contact. Rem Diff]

> this version draws a bit of power. If used  $16\lambda : 2\lambda$  pu and  $2\lambda : 2\lambda$  pull down, would use  $\sim 1/3$  power

But would have longer pu transit time, and wouldn't drive outputs as fast, but would be less load on inputs.

> Actually, might not be much bigger - might be able to angle the pullup around a bit

> If have time (unlikely), could start PLA cell layout.

EXPLAIN / CLARIFY HW # 3 problems 10 and 11

i.e. read carefully to identify constraints given

and constraints not present

[ Sketch layouts as in Fig 8b chap 4 ]  
SHADE IN COLORS LIGHTLY

IF you want to apply another constraint, do  
So let state it!

( SHOW SLIDE )  
OF TOPOLOGY OF STACK

[ SUGGEST TRACING DIRECT ; MIRRORING CELL  
TO CHECK CELL-CELL DESIGN RULE ]

