

Today: STACK Control, The PLA, Finite State Machines

Next week: The silicon gate NMOS process, Layout design rules, Examples of layout from state diagram

Lecture #4: Thurs 21 Sept:

- Before we begin today's mtg: talk about References, Projects, Seminars.

> References: Bring books to class & talk over NEXT TIME

> Projects: Look at schedule. Talk over.

Mention looking for 2 people to work hourly - to keep the lab open ~ midafternoons into evening.

Mention software packages that must be written to fully support effort: SCAN & PARSE a very limited subset of CIF2.0 (as defined in text), instantiate design file by symbol calls referring to symbol defs, & then plot the resulting boxes on HP plotters. However, it will be several weeks before we absolutely need this software.

> I'll be handing out another book in ~ 2 weeks which will contain more info, examples of cells & corresponding code, etc.



> SEMINAR SERIES: In addition to Carver Mead lecturing, there are a number of individuals currently actively research in the area of integrated systems. Some of these people will become very well known as time passes.

Mention: Carlo Sequin, Bob Sprout, Chuck Seitz, Doug Fairbairn, Dick Lyon, Wayne Wilbur, Rick Davies, H.T. Kung, Bob Horn, etc.

- Get a feeling for interest in this series
- Think about times: Will hand out questionnaire next week

If have time

Continue with Stack Example:



- Note data moves HOP, control lines run vertically.
- Walk thru again: If on ϕ_1 , \vdash on ϕ_2 , then Fcn:

TRL	,	TRL	\rightarrow	NOP
SHR	,	TRR	\rightarrow	PUSH
TRL	,	SHL	\rightarrow	POP

SLIDE: TIMING DIAGRAM:


- > ϕ_1, ϕ_2 always running.
- > if NOP most of time, then see that TRL, TRR, occur most of time.
- > We need only one control signal (call it "OP") to cause (if on at ϕ_2) the TRR to be followed by TRL and SHR, TRR [PUSH]
- > OR to cause (if on at ϕ_1) the TRL to be followed by TRR and SHL [POP]

Again note: Timing diagrams, even if just sequences of 1's and 0's can be difficult to interpret.

How do we generate TRR, SHL, TRL, SHR?

From OP, ϕ_1 , ϕ_2 to input to drivers which operate the control lines running across the stack:


Here's a possible design:



- When ϕ_1 is High, if OP high then drive SHL.
if OP low then drive TRR.
- When ϕ_2 is high, both TRR & SHL go low, and stay low during the $\phi_2 - \phi_1$ off time.
- note: be careful in these sorts of designs: When ϕ_1 goes off, whichever NOR gate output is high stays high till ϕ_2 comes on!
- TRL & SHR designed similarly. See Fig 10c.
USE FOR ANALYSIS OF OM. But, I think it leads to complications
- IMPORTANT POINT: There is a full period between an op and its next occurrence. Can use to set up another op with same one line. This can overlap ϕ_1 , ϕ_2 ops. Trick used to reduce # macro-code lines.


Now, Can make REGs, Some forms of C/L. If could only implement arbitrarily irregular C/L in some regular way, we'd have all we need:

The PLA: what we want is C/L to place between Register stages:




COULD USE A MEMORY,
BUT This would REQ
ALL 2^n poss comb. of
inputs \times # bits in output.
Often wasteful. (mention)
PROMS

We impl. the PLA in the following overall subsystem structure:



An EXAMPLE CIRCUIT: TO ILLUSTRATE Fcn OF THE AND & OR Planes. THEY ARE REALLY NOR planes, but as you know NOR-NOR logic (if inputs = 1 available True & Comp form can generate all C/L functions of the inputs), just as AND-OR logic can.

EXAMPLE: Note: Am showing the ϕ_1 , ϕ_2 registers to indicate how it is imbedded in system. Also to anticipate the Finite State Machine.



AND Plane: If line across plane is high, & FET present, it pulls output low
Notice how the plane forms the "AND" of the inputs

i.e. (R₀₀)

$$R_1 = (A')' = A$$

$$R_2 = (B + C)' = B'C'$$

$$R_3 = (A + B + C)' = A'B'C$$

$$R_4 = (A + B' + C)' = A'B'C'$$

OR Plane: If row is high it pulls vert line low, so output high
(if Transistor)

Notice how the OR plane ^{now} forms the "OR" of input rows

$$\text{Ex: } Z_4' = \text{NOR}(R_3, R_4) = (A'B'C + A'B'C')'$$


$$\text{Thus: } Z_4 = A'B'C + A'B'C'$$

[FLIP OVER SHEET/ USE WHITEBOARD]

6

STICK DIAGRAM THE PLA EXAMPLE


- Run control lines in POLY
- Pullup to output lines in Metal
- Run Ground paths in Diff between alternate poly lines
- Both planes the same, just tilt over an AND plane to get an OR plane.
- Put in input regis/drivers. Pullups.
- Program with transistors at appropriate places.



- The overall size of the PLA is a function of:
 - > # INPUTS, # PRODUCT TERMS, # OUTPUTS,
 - > and the length unit to which we scale our design rules on wire widths/separations (λ)
- Since use NOR form, delays are not too bad.


FINITE STATE MACHINES

- In many cases in the processing of data, it is necessary to know the outcome of the current proc. step, before proceeding with the next.
- The results of the present may be used as inputs to the next. They may determine which of several possible next steps we select to do.
- The following configuration can be used to implement a processing stage having n segments:



Some of the outputs are fed back around to the input register.

- This implements a Finite State Machine. The machine has a finite number of states (n encoded) by feedback paths ($\# \text{states} = 2^n$). Now the output and next state are C/L functions not only of the input, but also of the present state.
- We'll usually use the form: PLA finite State machine





Show
Part 4 Design a Traffic light controller:

Let's go thru a complete example: **SLIDE**,


- Busy highway intersected by a seldom used farmroad.
- Detectors installed which cause a signal to go high when cars are at either position C.
- If no cars are at positions C, we wish to control the traffic light so that it remains green.
- If cars are present, want highway lights to cycle thru caution to red, and then farmroad light to green.
- Farmroad light to remain green only while detectors signal cars present, but never longer than some timeout. Farmroad light then cycles thru caution to red, & HW light returns to green.
- Highway light is then not interruptible again for some fraction of a minute.
- We usually begin by sketching out a state diagram consisting of circles and arrows, circles indicating states, arrows indicating possible transitions, what input causes them, and what output results:

In this case: C, TS, TL



- Describe The Symbolic Transition Table:

An alternative form is shown in Fig 15d.
This tabular form begins a procedure for mapping the function of the state diagram into a PLA Finite State Machine.



- Describe The encoded transition Table :

We now simply assign binary codes to the states, inputs, outputs to form an encoded transition table. Fig 15e

- Now, an algorithm described in Text Ch3 p 24-25 indicates how to construct the stick diagram of a PLA FSM having correct # inputs, state lines, outputs, rows & how to program / place the transistors as a function of the encoded transition table entries

You should study this example and convince yourself that the stick diagram impl. the required function.

Do Before Traffic Light Controller

10

- Mention Problem 8: Draw state diagram, and walk thru possible transitions, clarifying notation.
- Problem 8 is just to implement in a PLA, FSM for already defined problem. We'll do more designs in future assignments where you'll have to create the starting state diagram, given a written description of the problem.
- SIZE: Note: We'll find that the Traffic light controller, FSM even in '78, occupies only $\sim \frac{1}{125}$ of a chip. It can run at a clock rate $\sim 10^7$ times as fast as the rel-tive prob. requires. By late 80's, it might occupy $\sim \frac{1}{25000}$ of a chip, and run 10^4 times faster.
- Discuss Two Motivational Subjects:
 - use of arrays of FSMs, FSM vs "microprocessors"
 - > H.T. Kung's array processor algorithms.
 - > Image processing right in a display.

