

## LECTURE # 11.

19 OCTOBER 1978

### • Course Sched / Project Sched:

> I'll hand out a revised schedule next week sometime.  
Probably no more significant homework. But total of  
~ 4 project assignments:

26 OCT: Tent. Project Selection

9 NOV: Detailed Proj. Desc: Blk Diagrams, Alg., Stck Dsg of subsections.

21 NOV: Tentative Layout

7 DEC: Project Report

> I'll make selection for inclusion by 28<sup>th</sup> NOV. Files sent ~ 5 December.

> Selection: Will exclude: Those progressing slowly  
Any with any obvious defects in des./layout.  
Those not carefully subsetted for testing.  
Will favor: Those completing early, well checked.  
Interesting design or appl. concepts  
Well subsetted for first testing

- RATE OF PROG.
- LACK OF SIGN. ERR.
- QUAL./NOV. OF APPL. OR DES.
- EFF. SUBS. FOR TEST

- I can arrange later to get full-size checkplots of entire project layouts for selected projects.
- Estimate that about  $1/2^+$  the projects will get into the chip set \*
- Would like to have a team formed to take on tentative design study for an important subsystem that will def. ~~be~~ done in LSI here later on: The Chaos net interface. Like ~ 4 or 5 students to participate. This could be a very exciting project --- but also might be a hard one. Tom Knight & Clark Holloway of the AI Lab will be able to meet with a group next week to describe few, give handout on current MSI revision. See Me After Class if interested. Personal Computing; Coax Comm.net; ---
- MISC: Go over errors in Figs. in Ch. 5.

## YIELD STATISTICS: HOW BIG SHOULD A CHIP BE?

- Empirically we find that as chip area increases, yield goes down; dramatically down.
- There are no general, simple models. All we usually have is empirical data. But to get a feeling for the problem:

Suppose that defects are simple point defects, randomly scattered over the wafer, and that any single defect will kill a chip.

> Suppose there are  $N$  defects per unit area on average.

Then the probable number falling within an area  $A$  is given (approx) by the Poisson probability: The prob that there are exactly  $n$  defects  $P_n(A) = \frac{(NA)^n}{n!} e^{-NA}$


Data Analysis for Sci & Eng  
Meyer, Wiley Publ.  
'75

In particular,  $P_0(A) = e^{-NA} = \text{prob. b. i. 3 of zero defects in an area } A.$

- Thus chips with  $A > \frac{1}{N}$  will almost never be found to work.

chips with  $A \approx \frac{1}{N}$

will have a yield of  $\approx 37\%$ , etc.



- In the real world of manufacturing, chip size thus is a highly complex matter, interacting with the cost of testing, the defect density, the part-type, etc., etc.

- Some Actual Values: Roughly, for big chips  $\sim 5\text{mm} \times 5\text{mm}$ , yield will be  $\sim 10\%$  or so.  
A visual inspection finds  $2/3^+$  of the defective chips. Testing finds the rest.
- Note: While our project chips are big, the projects are small, and yield will be very high, especially if inspected visually. If it doesn't work, it's probably a design error.

- We've begun to make analogies between integrated systems as hard patterned code and software systems as loaded code - i.e. the design is, code generation processes & problems are really quite similar.

BUT THERE IS ONE CRUCIAL DIFFERENCE: The integrated system compiler/loader doesn't produce exact identical copies of code: each chip may be slightly different due to defects!

IMAGINE PROGRAMMING IN AN ENVIRONMENT where the loader always tosses some random errors into your code!  
That's what we have to deal with in integrated systems.

- Maybe some clues about how to approach those issues could be gained by trying experiments with different ways of coping with such a software environment.
- Of course in big software systems, all the bugs are never out; people have learned some ways of structuring / testing to cope with complexity/errors. But in integrated systems you face this at the outset.
- AS WE SCALE DOWN TOWARDS VLSI, THESE ISSUES MAY BECOME VITAL. WE MAY BEGIN TO TRADE OFF FUNCTIONAL PENETRY FOR IMPROVED TESTABILITY --- IF WE CAN GET ECONOMIC LEVERAGE IN SOME WAY --- i.e., MORE FCN FOR LESS OVERALL COST. COUNTING COST OF TESTING!

- EVEN BEFORE WE GET X100 DENSITY, WE CAN EXPLORE:
- WE CAN GET >X100 COMPONENTS INTEGRATED TOGETHER: HOW?  
USE THE WHOLE WAFER
- THIS WOULD NICELY "SIMULATE" VLSI (EXCEPT FOR Y, POWER).
- **WHY ISN'T THIS DONE?** FIRST, I DON'T THINK ANYONE HAS REALLY TRIED. BRIGHT STUDENTS OF COMP-SCI / COMP-ARCH HAVEN'T STUDIED THE TECH UP TO NOW. MEANS OF IMPLEMENTING FULL WAFER DES. JUST NOW BEG. ACCESS **E-BEAM**

Also, the industry doesn't take risks. It's always working on next year's real product, and the processor for the year after that.

- LETS TAKE A SPECIFIC EXAMPLE: You Guessed it: The Sorter!  
HOW DO WE COPE WITH DEFECTS. WITH TESTING:  
If we put many sorter sections on a wafer, each with some self-test circuitry, and with some type of bypassing interconnection form - we could TEST THEM ALL IN PARALLEL, & STRING TOGETHER JUST THE GOOD ONES!  
IDEAS EMERGING FROM SUCH EXPERIMENTAL ARCH / TESTING WORK COULD BE VERY IMPORTANT IN FUTURE VLSI-
- SO LET'S THINK BIG! NOT ONLY WILL WE GET MORE DENSITY (MUCH MORE), AND FASTER DEVICES, AND LOWER POWER PER DEVICE. BUT WE CAN GET BIGGER CHIPS! IF WE COULD PARALLEL TEST / CONFIGURE


AH! BUT DON'T GET TOO CARRIED AWAY: BE CAREFUL: YOU'VE GOT TO GET LEVERAGE:

EXAMPLE: At a module yield  $\sim 1/2$ , for area A, if double A to get self-test + connection net, then yield  $\rightarrow \sim 1/6$ .

So if start with 100, get only 50 (@ 2A per) of which only  $\frac{1}{6}$  th now work


$\sim 8$  equiv chips. [Play with the numbers to see]

## ANOTHER TOPIC: DELAYS IN PASS TRANSISTOR LOGIC

- WE KNOW THAT DELAYS IN INVERTING LOGIC GO AS O(N)
- BUT WHAT ABOUT "SWITCH ARRAYS" OR "CARRY CHAINS" IMPLEMENTED USING PASS TRANSISTORS? HOW DO THESE COMPARE?
- CONSIDER: 

QUESTION: HOW DOES DELAY GO AS FCN OF N?

- APPROX EQUIV CKT:



[ $\min R = \text{res of one pass-trans}, \min C = \min C_g$ . Parasitics]  
increase these values, especially C.

- Consider  $V_2(t)$ :  $C \frac{dV_2}{dt} = I_1 - I_2 = \left[ \frac{V_1 - V_2}{R} \right] - \left[ \frac{V_2 - V_3}{R} \right]$
- If we considered  $R \approx C$  per unit length, then this reduces to differential form:

$$RC \frac{dV_2}{dt} = \frac{\Delta V_{1-2}}{\Delta x} - \frac{\Delta V_{2-3}}{\Delta x} = \frac{\Delta^2 V}{\Delta x^2} \quad \left. \begin{array}{l} \text{charge in } \Delta V \\ \text{for change in } x \end{array} \right\}$$

$$RC \frac{dV}{dt} = \frac{d^2V}{dx^2}$$

where:  $R = \text{res/length}$   
 $C = \text{cap/length}$


Slide


- This is the well known Diffusion Equation.  
Its solution are complex, but in general the time required for a transient to propagate in such a system is proportional to  $X^2$ .
- This can be seen qualitatively: Doubling N doubles both R & C in the system, multiplying an inherent time constant by 4.
- One extra pass transistor: Adds little delay to a small chain  
But may add a lot of delay to an already long chain!

- WHAT TO DO! Aha!

Break up long chain into sections  
 Put inverters in between

Accept / Trade the added fixed delay for big reduction in the overall total delay!

- HOW OFTEN? 

- SUPPOSE HAVE: 

- TOTAL DELAY  $\approx RCn^2 + T_{inv}$

- AVERAGE DELAY / STAGE  $\cdot RCn + T_{inv}/n = f(n)$

we find that minimizing  $f(n)$ , the min occurs when:

$RCn^2 \sim T_{inv}$

so that's how to choose  $n$

- Right now:  $T_{min}n^2 \sim T_{inv} = \frac{9}{2} \cdot 2 T_{min}$ ,  $\therefore n^2 \sim 9$   
and  $n \sim 3$ . We'll usually use  $n \sim 4$


- IN CLOCKED STAGES : IT'S AN ARCHIT. QUESTION. CAN USE UP TO THE MAX DELAY ON A ⚡ WITHOUT PENALTY

## TRANSIT TIMES & CLOCK PERIODS

- What is the shortest clock period we might be able to use in 1978 for synch. digital system in nMOS?


Consider:

R-R  
Transfer  
stage



- Normally the C/L + clock gate: IN PASS TRANSISTORS.
- Level Restoring will be inverters:  $k \sim 8$ . Max delay  $\sim 8T$
- Normally THESE will be MATCHED:  
C/L + clock:  $\sim 8T$ , INV. MAX  $\sim 8T$
- Thus TOTAL OF  $\sim 16T$  per phase  $\times 2$  for STRAYS.
- Thus  $\sim 30T$  per clock phase.

> BUT CTL Lines typ. 2.0ly drive  
10 to 30 Pass Transistors.



• Even if SUPER BUFFERS, if  
YN30, Driver delay is  $\sim 9T$



• Must add  $\sim 8T$  to operate drivers

>  $\therefore$  Total CLK  $\phi \sim 50T$ ,  $\therefore T \sim 100T$

• In 1978:  $0.3 < T < 1.0 \text{ ns}$  so  $T \sim 30 \text{ to } 100 \text{ ns}$ .  
(For compact synch. d.g. syst)

However, if some signals must run for long distances,  
drive very large loads, or are gated by longer  
pass-T chains, the corresponding  $\phi_i$  and thus  $T$   
will be longer.

For example in OMZ,  $\phi$  is  $50T$  but  $\phi_2$  has a delay  
of  $100T$  for each 4-bit ALU block, so  $\phi_2 \sim 400T$ .

$\therefore T(\text{OMZ}) \sim 450T$  or  $(135 \text{ ns} + 450 \text{ ns} = \text{fclk period})$

## (\*) UPDATE ON RULES OF THE GAME:

Area Estimates: Negotiating for Area (AKA "SPACE WAR")

36 people will participate in projects

Possibly: 4-3 pers, 6-2 pers, 12-1 pers = 22 tot. projects.

Likely  $\sim \frac{1}{2}$  to  $\frac{2}{3}$  will get done / look ok. to go on chip set.

So probably:  $\sim 12 - 15$  projects will go on chip.

Chipset likely to be 6mm x 10mm (2 chip types).

Area  $\sim 60\text{ mm}^2$ . Probably  $\sim 10\text{ mm}^2$  will go for  
scribe lines, alignment marks, test patterns, etc.  
Maybe a bit more for "packing inefficiency".

So: maybe  $45\text{ mm}^2 / 15 \text{ projects} = 3\text{ mm}^2 / \text{project}$ .

So: A large project will be  $2 \times 2\text{ mm} = 4\text{ mm}^2$ .

If we put many of those, or some bigger ones, they'll have  
to be compensated for with some little projects.

Try for  $2\text{ mm}^2$

Let me know early if you'll want  
to go over  $4\text{ mm}^2$

- > USE SYMBOL # 100 or greater
- > The Lib. will use symbols 1-99

: Priorities?  
C/F Cell?

