6.978 LECTURE #10.   OCT. 17, 1978

- **TODAY:** THE SORTER (CONT.). YIELD STATISTICS.

- **SEMINARS:** I'M PLANNING TO HAVE SEVERAL CURR. ACT. RES. VISIT. THESE ARE OF GEN. INTEREST TO CLASS. WHERE POSS. WILL SCHED DURING CLASS HOURS. (OPEN)

- **FIRST SEMINAR:** DOUGLAS FAIRBAIRN, ON ICARUS & INF. LAY. SYS. HOPEFULLY TUES OCT 31. IF SO MIDTERM WILL BE MOVED TO THURS. NOV 2. (WILL KNOW NEXT TIME)

- **MIDTERM:** WORTH 1/3 OF FINAL ON DYNAMICS. THE HW ASSIGNED THIS TIME IS LAST BEFORE MIDTERM.

**HW#4:** SOME REALLY ELEGANT SOLNS. THOSE WHO GOT 100% OR 10+ ARE WELL PREP. TO BEGIN PROJECTS.

- MULTIBIT COMP
  - 4600 Dean Brock 5280 Guy Steele
  - 4600 Andy Boughton 5300 Alan Snyder
  - 5160 Randy Bryant 5328 Sid Ho Lam
  - 5202 David Othen

- 1 BIT VERT SLICE
  - 1 X 2

**LAB:** Glen Miranker(gan) will open today ~3:30 to begin testing.

Bill Henke: present more on CIF subset well use.

**HW#5:** The sorter is a good example of a major project ... The ideas we're covering will help you anticipate the work involved, the pitfalls you may encounter.

I tried to be clever on HW#5! Leaving some pitfalls for you to discover. Unfortunately I made a blunder which probably caused you unnecessary confusion: SLIDE--ERROR

Continue with SORTER today. If you've made an effort to understand its function, you'll find the material today easy to follow and perhaps rather interesting!
- Have the sorter figure (on blackboard.)
- Use whiteboard (?) for some circuit figures and for clarifying recirc vs loading.
- Review sorter fcns: load, sort.
- In HW #5, wanted to show use of very simple 2 state FSM --- showing that other than PLA might be best way to implement in simple cases. Unfortunately there was a superficial error in the transitions listed.
- Let's correct that error and look at a simple circuit implementing that FSM.

\[ X = \overline{sw_{i+1}} + \overline{sw_{i-1}} + D_i + \overline{D_i} + \text{RST} \]

**STATE A:** Not swapping  
**STATE B:** Swapping

- Form for insertion into the sorter:
- All inputs $\text{SW}_{i+1}, \text{SW}_{i-1}, \text{Di+1}, \text{Di}$ are to be taken from points "set up during $\phi_1$": For example

- Note also that the outputs $\overline{\text{SW}}_i, \text{SW}_i$ are set up into the switches during the following $\phi_1$. Also, they input adjacent FSM's during $\phi_1$.

- Note that a row should contain $\text{word}_i + 1$ bits.

- Here is a simple circuit implementing FSM;:

```
\text{SW}_{i+1} \quad \text{Di+1} \quad \text{Di} \quad \overline{\text{Di}} \quad \text{SW}_{i-1}
```

- $\phi_{\text{RST}}$
• EXPLANATION: Reset pulls down Z, sets output to $\overline{SW}=1$.
  > This enables NAND part of gate.
  > Then, if RST off, and all other inputs = 0,
    Z is pulled up and swapping is initiated.
  > Once $SW=1$, gate is disabled from pulling down again.

• NOTE: Use of $\phi_2 - \phi_1$ clock scheme means we do have to worry about relative delays causing hazards / races.

OK, that was the HW problem! But what was the real problem? Should we jump in and start stick diagramming, then begin layout?

AH! No! Because there is a fatal error in the algorithm!

We need a third state:
- (0) Not swapping (yet)
- (1) Swapping
- (2) Don't swap

Otherwise, we could have two rows in proper order, surrounded by other rows in proper order, that improperly begin swapping on first encountering a (0) even though they previously encountered a (1).

• So, we must add a state to "Remember Not To Swap" if we encounter $D_{i+1}=0, D_i=0$.

• A STATE DIAGRAM FOR THE CORRECT THREE STATE FSM:
  and an extension of the previous circuit diagram to implement the three state FSM is given in the next HW assignment.
STATE DIAGRAM:

A: NOT YET SWAPPING/RESET
B: SWAPPING
C: REMEMBER NOT TO SWAPP

\[ \text{If } S_{i+1} + S_{i-1} + RST = 1, \text{ stay in } A \]
\[ \text{If } S_{i+1} + S_{i-1} + RST = 0, \text{ then if } D_{i+1} = D_i, \text{ stay in } A \]
\[ \text{If } D_{i+1} > D_i, \text{ go to } B \]
\[ \text{If } D_{i+1} < D_i, \text{ go to } C \]

ONE POSSIBLE CIRCUIT IMPLEMENTING FSM:

\[ \begin{array}{c|c|c|c}
S_{i+1} & D_{i+1} & \overline{D_i} & S_{i-1} \\
\hline
0 & 0 & 1 & 1 \\
1 & 1 & 0 & 0 \\
\end{array} \]

\[ \begin{array}{c|c|c}
A & \overline{RST} & \phi \_RST \\
\hline
0 & 1 & 1 \\
1 & 1 & 0 \\
\end{array} \]
• FOR HW 6, I'D LIKE TO FIND A GOOD, EASY TO LAYOUT CIRCUIT. NOTE THE PROBLEM OF THE PITCH OF ONE FSM VS THE SHIFT REGISTER.

ALSO, DON'T WANT TO HAVE LONG LINES FOR FEEDBACK. MIGHT HAVE TO DRIVE THEM: SOLUTION:

WRAP-AROUND EACH SR, BRINGING THE TWO ENDS TOGETHER. OF COURSE THIS STARTS TO KLUDGE-UP THE SWAPPING FSM, BECAUSE NOW THE LOAD CIRCUITRY IS THERE ALSO:

![Circuit Diagram]

- [Constraint: FSM; should lie on SR row pair pitch.]
- [Maybe use 8:1 min pull-down SR however]

• TO EXPLORE TENTATIVE STICK DIAGRAMS: STICK DIAGRAM ON A GRID. IT'S A GOOD WAY TO GET A FEELING FOR DENSITY. (LET RED OR GREEN RUN RIGHT BY BLUE, ETC.).

• FOR OPEN ENDED PROBLEM: TRY TO FIND A SIMPLER FSM; CIRCUIT, OR ONE THAT MIGHT LAYOUT MORE EASILY.

• OTHER EXTENSIONS: EASY TO MAKE parallel LOAD/EMPTY.

Put following into the SR AT EVERY BIT:

![Circuit Diagram]

This may speed up load/empty, but really kludged up the SR array.
• Note also that if we add another path at the "left" (conceptually) as follows:

```
\[ \text{Thus implementing a "sorting stack"} \]
```

• In this case we need to have a zero fill-in at the bottom. Note that we can be sorting as we fill, thus the data can be withdrawn as soon as the stack is full!

• Thus the stack & top/bottom sorter both have a rep time of \( 2N \) word shifts. But the stack has a delay of only \( 2N \) while the top - bottom has a delay of \( 3N \).

---

Another system layout problem with the sorter:

We'd like to make really big sorters.

But the thing is tall & skinny. How do we snake it around on the chip? How do we route power and ground? etc. What about multiple chip sorters?

We'll come back to the sorter in a while!