# Table of Contents

1. Foreword
2. Preface

1. Introduction

2. IC Design Tools
2.1 Entering Your Design
2.2 Hardcopy Output
2.3 High-Level Descriptions
2.4 Design Rule Checking
2.5 Checking for Other Errors
2.6 Simulation as an IC Design Tool
2.7 Designing for Testability

3. Silicon Patterning
3.1 An Introduction to Photolithography
3.2 Mask Generation
    3.2.1 Optically Generated Masters
    3.2.2 E-Beam Masters
    3.2.3 Working Plates
    3.2.4 Mask Specification
3.3 Wafer Fabrication
    3.3.1 The Si-Gate NMOS Process

4. Practical Considerations in IC Pattern Preparation
4.1 Merging Many Projects
4.2 Physical Constraints
4.3 The Starting Frame

5. When the Wafers Are Delivered...
5.1 Process Testing
5.2 Wafer Separation
5.3 Chip Packaging
5.4 Functional Testing
5.5 Simple Test Systems
5.6 A Concluding Remark
6. An Example Starting Frame and Project Chip
   6.1 The PARC Starting Frame
   6.2 Test Patterns
   6.3 Example Project: A Transformational Memory Array

7. A CIF Primer
   7.1 Definition of CIF 2.0
      7.1.1 Syntax
      7.1.2 Semantics
         7.1.2.1 Non-geometric Commands
         7.1.2.2 Geometric Primitives
         7.1.2.3 Symbols
         7.1.2.4 Symbol Interpretation Rules
      7.1.3 The Relationship Between CIF and Fabricated Chips
      7.1.4 Common Conventions for Using CIF
      7.1.5 Future Plans for CIF
   7.2 Ways to Generate CIF
      7.2.1 Keyboard Interface
      7.2.2 Programming Languages
      7.2.3 Interactive Graphical Layout Systems
      7.2.4 Standard-cell and Gate-array Systems
      7.2.5 Silicon Compilers
   7.3 Processing CIF Files
      7.3.1 CIF Implementation Guidelines
         7.3.1.1 Parser
         7.3.1.2 Interpreter
         7.3.1.3 Output
      7.3.2 A Program for Processing CIF
         7.3.2.1 Parser
         7.3.2.2 Interpreter
         7.3.2.3 Output
   7.4 A Final Note

Appendices
A. Optical and E-Beam Mask Specifications
B. Index of Manufacturers
C. Mann 3000 Pattern Generator Format
D. A Basic Library of Symbol Layouts
E. Additional References