SHIFT OPERATIONS

There are three functionally different shift operations: logical shift, insert field, and integer shift. Within the logical and integer shift classes either single or double length operands may be used. There also are two ways of specifying the direction and amount of shift: either directly from a literal field in the instruction or indirectly by the contents of a register.

Shift Amount and Direction

When the shift amount is specified by the literal field of the instruction, the following instruction format is used:

```
  op   i   jk
```

The 10-bit literal jk-field is interpreted as a 2's complement integer, so that numbers in the range -512 to +511 are representable.

When the shift amount is specified by the contents of a register, the following instruction format is used:

```
  op   i   j   k
```

The contents of register A^k or X^k is interpreted as a 2's complement integer. Only the low order 10 bits are used to specify the shift amount; the remaining bits are ignored.

The integer specifies both the direction and amount of the shift. Its absolute value specifies the amount of the shift. Its sign indicates the shift direction: a positive integer specifies a left shift, a negative integer specifies a right shift.

For the insert field instructions register A^k or X^k contains three 8-bit parameters.

Source and Result Operands

When the shift is specified by the literal field, the i-field specifies both the source and result operands; that is,
Source operand: $R^i$ or $R^{i,j+1}$

Result operand: $R^i$ or $R^{i,j+1}$

(where $R$ may be interpreted as either $X$ or $A$).

When the shift amount is specified by $R^k$, the $i$- and $j$-fields specify the source and result operands as follows:

Source operand: $R^i$ or $R^{i,j+1}$

Result operand: $R^i$ or $R^{i,j+1}$

In the explanations, $R^S$ is used to indicate the source register, and $R^F$ the result register. The shift amount is denoted by $n$. The notation $48/24$ is to be interpreted as 48 for the A-unit shift instructions and 24 for the X-unit shift instructions.

Logical Shift, Single Register

The contents of register $R^S$ are shifted left or right the specified number of bit positions. The direction of the shift is determined by the sign of the shift amount. Bits which are shifted out of $R^S$ are lost; vacated positions are filled with 0's. The 48/24-bit shifted quantity then replaces the contents of register $R^F$. The contents of register $R^S$ are unchanged unless due to the operation type or the specification of the $i$ and $j$ field, $R^S$ is the same register as $R^F$. If the shift amount is greater than or equal to 48/24, register $R^F$ is set to 0's.

Pictorially the logical shift, single register, instructions are:

```
single shift left

\[
\begin{array}{c}
\text{initial} \\
R^S \\
\hline
a & b \\
\hline
\text{final} \\
R^F \\
\hline
b & 0
\end{array}
\]
```
single shift right

<table>
<thead>
<tr>
<th>Initial</th>
<th>Final</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>c</td>
</tr>
<tr>
<td>d</td>
<td>0</td>
</tr>
</tbody>
</table>

\[ R^s \quad -n \quad R^r \]
**Logic Shift, Arithmetic**

SHA

\[
\begin{array}{c}
\text{shift amount + } A_{38, \ldots, 47}^k \\
A^i \text{ - logic shift (} A^i \text{)}
\end{array}
\]

Exceptions: none

**Logic Shift, Index**

SHX

\[
\begin{array}{c}
\text{shift amount + } X_{14, \ldots, 23}^k \\
X^i \text{ - logic shift (} X^i \text{)}
\end{array}
\]

Exceptions: none

**Logic Shift, by Constant, Arithmetic**

SHAC

\[
\begin{array}{c}
\text{shift amount + } jk \\
A^i \text{ - logic shift (} A^i \text{)}
\end{array}
\]

Exceptions: none

**Logic Shift, by Constant, Index**

SHXC

\[
\begin{array}{c}
\text{shift amount + } jk \\
X^i \text{ - logic shift (} X^i \text{)}
\end{array}
\]

Exceptions: none
Logical Shift, Double Registers

Registers $R^S$ and $R^{S+1}$ are coupled and are considered as one 96/48 bit quantity. This 96/48 bit quantity is shifted left or right the specified number of bit positions to form an intermediate result. The direction of the shift is determined by the sign of the shift quantity. Bits which are shifted out are ignored; vacated positions are filled with 0's. The 96-bit intermediate result then replaces the contents of registers $R^R$ and $R^{R+1}$.

If the shift amount is greater than or equal to 96/48, registers $R^R$ and $R^{R+1}$ are set to 0's.

Pictorially, the logical shift, double registers, instructions are as follows:

**Double Shift Left**

<table>
<thead>
<tr>
<th>Initial</th>
<th>Final</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R^S$</td>
<td>$R^{R+1}$</td>
</tr>
<tr>
<td>$R^R$</td>
<td>$R^R$</td>
</tr>
</tbody>
</table>

**Double Shift Right**

<table>
<thead>
<tr>
<th>Initial</th>
<th>Final</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R^S$</td>
<td>$R^{R+1}$</td>
</tr>
<tr>
<td>$R^R$</td>
<td>$R^R$</td>
</tr>
</tbody>
</table>

The value of $S$ must be even. If it is not, the low order bit specifying $S$ is forced to 0, exception bit RS is set, and the operation proceeds.
This page has been deleted.
Register $R^k$ supplies three 8-bit integer parameters $m$, $n$, and $p$. These parameters are packed in $R^k$ as shown:

\[
\begin{array}{c}
\begin{array}{|c|c|c|}
\hline
A^k & m & n & p \\
0 & 23 & 24 & 47 \\
\hline
\end{array} \\
\begin{array}{|c|c|c|}
\hline
x^k & m & n & p \\
0 & 23 \\
\hline
\end{array}
\end{array}
\]

The contents of register $R^j$ are rotated left $m$ positions. Bits rotated out of position 0 are inserted into position 47/23.

The $p-n$ bits of this rotated quantity numbered $n$, $n+1$, $n+2$, ..., $p-1$ are then inserted into the corresponding bits of register $R^l$.

The remaining bits of $R^l$ (namely those numbered 0, 1, 2, ..., $n-1$ and $p$, $p+1$, $p+2$, ..., 47/23) either are left unaltered for the instructions IFX and IFA or are set to 0's for the instructions IFZX and IFZA. The contents of $R^j$ and $R^k$ are not changed.

The parameter $m$ is interpreted as a positive integer modulo 48/24. The normal ranges for the positive integer parameters $n$ and $p$ are:

\[
\begin{align*}
0 & \leq n \leq 47/23 \\
1 & \leq p \leq 48/24 \\
n & < p
\end{align*}
\]

If $p \geq 49/25$, the operation proceeds as if $p = 48/24$. If $n \geq 48/24$ or if $p = 0$ or if $n = p$, the contents of $R^l$ are left unaltered for IFA and IFX or are set to 0's for IFZA and IFZX.

If $n > p$, the $n-p$ bits of $R^l$ numbered $p$, $p+1$, ..., $n-1$ are set to 0's; the remaining bits are left unaltered for IFA and IFX or are also set to 0's for IFZA and IFZX.
Pictorially the insert field instructions are as follows:

Initial

```
R^i
```

```
a  b  c
```

```
R^j
```

```
d  e  f  g
```

After rotation

Final

```
R^i
```

```
a  f  c
```

```
or 0's
```

```
or 0's
```

Bit number \( \alpha \) of the result may come from

1. a source of 0's
2. bit \( \alpha \) of operand \( R^i \)
3. bit \( \alpha + m \mod 48/24 \) of operand \( R^j \)
Insert Field, Arithmetic

IFA

insertion parameters \( A_{24,25,\ldots,47}^k \)

\( A^i + \text{insert}(A^i,A^j) \)

Exceptions: none

Insert Field, Index

IFX

insertion parameters \( X^k \)

\( X^i + \text{insert}(X^i,X^j) \)

Exceptions: none

Insert Field and Zero, Arithmetic

IFZA

insertion parameters \( A_{24,25,\ldots,47}^k \)

\( A^i + \text{insert}(0,A^i) \)

Exceptions: none

Insert Field and Zero, Index

IFZX

insertion parameters \( X^k \)

\( X^i + \text{insert}(0,X^j) \)

Exceptions: none
Integer Shift, Single Register

The contents of the last 47/23 positions of register $R^S$ are shifted left or right the specified number of positions to form an intermediate result; position $R^S_0$ is not shifted. If the shift is to the right, bit values equal to $R^S_0$ are supplied to the vacated high-order positions; low-order bits are shifted out and ignored. If the shift is to the left, 0's are supplied to the vacated low-order positions; high-order bits are shifted out and are lost; however if the instruction is SIA or SIAC, and if one or more of the bits which is shifted out is unequal to $A_0$, the shift overflow exception bit SO is set to 1. The shifted quantity then replaces the contents of register $R^R$, bit $R_0^R$ being set to the value of $R_0^S$. The contents of register $R^S$ are unchanged unless the operation type of the specification of the i and j field result in $R^R$ being the same register as $R^S$.

If the shift amount is greater than or equal to 47/23, the low order 47/23 bits of $R^R$ are set to 0's for a left shift, or to the value of $R_0^S$ for a right shift.

Pictorially the integer shift, single register, instructions are:

- **Single shift left**
  - Initial:
    - $R^S$
    - $R^R$
  - Final:
    - $R^S$
    - $R^R$

- **Single shift right**
  - Initial:
    - $R^S$
    - $R^R$
  - Final:
    - $R^S$
    - $R^R$
Integer Shift, Arithmetic

SIA

\[ A_i^k, \ldots, A_{i+47}^k \]

\[ A_i^j + \text{integer shift} (A_i^j) \]

Exception

bit different from \( A_0^j \) shifted out during left shift

Exception bit

SO

Integer Shift, Index

SIX

\[ X_{i+14}, \ldots, X_{i+23}^k \]

\[ X_i^j + \text{integer shift} (X_i^j) \]

Exceptions: none
**Integer Shift by Constant, Arithmetic**  

SIAC  

\[ i \] \[ jk \]

Shift amount + \( jk \)

\[ A_i = \text{integer shift}(A^i) \]

Exception: bit different from \( A_0 \) shifted out during left shift

Exception bit: \( SO \)

---

**Integer Shift by Constant, Index**  

SIXC  

\[ i \] \[ jk \]

Shift amount + \( jk \)

\[ X_i = \text{integer shift}(X^i) \]

Exceptions: none
Integer Shift, Double Register

Registers $A^s$ and $A^{s+1}$ are coupled and are considered as one 96-bit quantity. Of this quantity 94 bits are shifted left or right the specified number of positions to form an intermediate result. The bits corresponding to $A^s_0$ and $A^{s+1}_0$ are not shifted. Bit $A^{s+1}_0$ specifies the value of the result bit $A^{r+1}_0$, but does not enter the operation in any other way. Except for the treatment of bits $A^s_0$ and $A^{r+1}_0$, the double register signed shift instruction is identical in function to the single register integer shift instruction when the latter is considered to operate on a 95-bit quantity instead of a 48-bit quantity.

Pictorially the integer shift, double register, instruction is:

double shift left

\[
\begin{array}{cccccc}
\text{initial} & & & & & \\
A^s & s & a & b & r & c & d \\
A^r & s & b & c & r & d & 0 \\
\text{final} & & & & & \\
& & & & & \\
\end{array}
\]

double shift right

\[
\begin{array}{cccccc}
\text{initial} & & & & & \\
A^s & s & e & f & r & g & h \\
A^r & s & & e & r & f & g \\
\text{final} & & & & & \\
& & & & & \\
\end{array}
\]

The value of $s$ must be even. If it is not, the low order bit specifying $s$ is forced to 0, exception bit RS is set, and the operation proceeds.
Integer Shift, Double

\[ \text{SID} \quad i \quad j \quad k \]

Shift amount \[ A^{i, j+1} \]

<table>
<thead>
<tr>
<th>Exceptions</th>
<th>Exception bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>bit different from ( A^i_0 ) shifted out during left shift</td>
<td>SO</td>
</tr>
<tr>
<td>( i ) or ( j ) odd</td>
<td>RS</td>
</tr>
</tbody>
</table>

Integer Shift, Double by Constant

\[ \text{SIDC} \quad i \quad jk \]

Shift amount \[ jk \]

<table>
<thead>
<tr>
<th>Exceptions</th>
<th>Exception bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>bit different from ( A^i_0 ) shifted out during left shift</td>
<td>SO</td>
</tr>
<tr>
<td>( i ) odd</td>
<td>RS</td>
</tr>
</tbody>
</table>