


LOAD AND STORE OPERATIONS

The load operations replace the contents of index (X) registers, or arithmetic (A) registers, with information from storage. The storage contents remain unchanged. The store operations replace information in storage with information from one or more of the X or A registers. The register contents remain unchanged. The count to storage and swap with storage instructions act as both a load and a store and thus may change both the register and storage.

The load and store instructions have one of the following formats:



For each operation the i field designates the register, or registers, to be loaded or stored. The j and k fields designate two index registers which are added together to calculate the effective address of the storage information. In the long format the h field is also added in forming the effective address.

All addresses generated by the main processor are considered to be virtual addresses by the mapping mechanism. This mechanism transforms (maps) the virtual address into the address of a physical location in storage. The mapping mechanism deals with 36 bit virtual addresses (ea). The low order 24 bits are called the effective address (eal) and the high order 12 bits are called the key (eak).

The eak is specified by one of four key registers: problem normal key PNK, problem alternate key PAK, supervisory normal key SNK, and supervisory alternate key SAK. Which key is used is defined by the MPM mode, which is either problem or supervisory, and the instruction code, which specifies either normal or alternate. The following table describes the key specification:

	Supervisory Mode	Problem Mode
Normal Key	SNK	PNK
Alternate Key	SAK	PAK

The eal may be computed in two ways. In normal indexing the index quantities are aligned so that the low order bits of each are added together. In true indexing the quantity from X^k is doubled by shifting it left one position prior to addition. The eal addition is computed modulo 2^{24} for both types of indexing.

The following table describes normal and true indexing for both long and short formats:

	Short Format	Long Format
Normal Indexing	$eal + X^j + X^k$	$eal + X^j + X^k + h$
True Indexing	$eal + X^j + 2 \times X^k$	$eal + X^j + 2 \times X^k + h$
additions are computed modulo 2^{24} X^j, X^k = contents of the index registers specified by the j and k fields of the instruction h = literal field of the instruction		

Index load and store operands are 24 bits long. The length of the operands for arithmetic loads and stores is specified in the operation code. Three lengths may be specified: half (24 bits), single (48 bits), and double (96 bits). When loading half word quantities the 24 bit number is expanded to 48 bits when placed in the arithmetic register as follows: if the instruction calls for the left half to be loaded, 0's replace the low order 24 bits of the register; if the right half is loaded, the high order bit of the half word is copied into the high order 24 bits of the register. When storing half word quantities, the selected half of the arithmetic register is stored and the register contents are unaffected.

Index register X^0 is specified to be a source of 0's. To specify single indexing or no indexing, either the j or k field or both should be set to zero. When X^0 is stored, 0's replace the 24-bit storage contents located by the effective address. Information loaded into X^0 is not recoverable from X^0 .


Similarly, A^0 is specified to contain 0's. If A^0 is used as a source in a store operation, the length of the zero quantity stored is determined by the operand length specified in the instruction. Information loaded into A^0 is not recoverable from A^0 . If A^0 is specified by the i field of a load arithmetic double instruction, register A^1 is also set to 0's.

Multiple Load and Store

The multiple load operations replace the contents of blocks of successive arithmetic (A) or index (X) registers with information taken from consecutive storage locations. (Register number 0 is considered to be the successor of register number 31.) Storage remains unchanged.

The multiple store operations reverse the process, that is, information from the registers is stored in consecutive storage locations. The registers are unchanged.

The multiple load and store operations have the following format:



For each operation the i-field designates the initial register to be loaded or stored; j gives the number of registers to be loaded or stored; and the modulo 2^{24} sum of index register k and the literal, h, gives the effective address of the first storage location.

Registers X^0 and A^0 are sources of 0's; information loaded into them is not recoverable.

The value of the i-field must be even when X-unit operands are specified. If it is not, the low order bit of the field is forced to 0, exception bit RS is set, and the operation proceeds. The use of the register pair $X^0, 1$ in multiple load and store instructions results in the loading or storing 24 0's for X^0 and the 24 data bits for X^1 .

Exceptions

Every virtual address generated for a load or store arithmetic, a load or store arithmetic double, or any multiple load or store, must be divisible by 2. If it is not, the BV (boundary value) exception bit is set to 1, and the operation proceeds using the address minus one as the storage address. Similarly the virtual address for STMZ and STMZA must be divisible by 64. If it is not, the BV bit is set to 1, and the operation proceeds using the address with the seven low order bits forced to 0's as the storage address.

The mapping mechanism checks the validity of all virtual addresses in two ways. First, if the virtual address does not correspond to an actual physical location, a missing address exception occurs and exception bit MA is set to 1. Second, if the virtual address of a store instruction refers to an area to which store access is not permitted, a protected address exception occurs and exception bit PA is set to 1. The setting of the MA or PA exception bit results in a type 2 interruption condition. See the chapter "Interruptions" for further details.

Each storage address generated for multiple load and store operations is individually checked for MA and PA exceptions.

ADVANCED COMPUTING SYSTEMS

Volume : 1A
Chapter : 02
Section : Appendix

IBM REGISTERED CONFIDENTIAL

ACS-I Development Workbook

Page: 1-3b

Date: 1/8/68

When a double precision A-unit operand is specified by the instruction code, the value of the i-field is assumed to be even. If it is not, the low order bit of the i-field is forced to 0, exception bit RS is set, and the operation proceeds. These fifteen A-unit double precision quantities are specifiable; namely the data in register pairs specified by 2, 4, 6, . . . , 30. The double precision quantity specified by A^0 is defined to be 96 0's, so that register A^1 is not the low order half of any double precision quantity.