Volume

: 1A

Chapter

: 02

Section : Appendix

IBM REGISTERED CONFIDENTIAL


ACS-I Development Workbook

Page: 4-1 Date: 1/8/68

INTEGER ARITHMETIC

Instructions and facilities are included in the integer arithmetic class of operations which allow elementary arithmetic to be performed on single length and multiple length operands.

The integer arithmetic instructions have the following format:



where j and k designate the arithmetic registers containing the source operands and i specifies the result register(s).

The instructions are divided into three groups:

- 1. The single length integer arithmetic operations (add, subtract, multiply and divide) operate on 48-bit operands and yield a 48-bit result. In each operation the specified function is performed between two arithmetic registers Aj and Ak. The result replaces the 48-bit contents of arithmetic register Aj. The contents of Aj and Ak are not changed.
- 2. Mixed length integer arithmetic operations (multiply and divide) have a 96-bit operands or 96-bit result. The 96-bit operand occupies an even-odd pair of 48-bit arithmetic registers.
- 3. The "continued" integer arithmetic operations (high order continued add, high order continued subtract, low order continued add, and low order continued subtract) use an implied third operand. In each operation the specified function is performed between the single precision integer contents of arithmetic registers A^j and A^k and the 3-bit contents of Multiprecision Carry Register (MPC). The result replaces the contents of A^j and MPC. Registers A^j and A^k are not changed.

Register A^0 is specified to be a source of 0's. When A^0 is specified as a source operand, 48 or 96 0's will be provided depending on whether a single or mixed length instruction is used. If A^0 is specified as the result register, the result will be lost, and the only effect of the operation will be a possible change in the Multiprecision Carry Register or the exception register.

Number Representation

Integer operands are represented in two's-complement form. The formats are as follows:

Volume

: 1A

Chapter Section

: Appendix

IBM REGISTERED CONFIDENTIAL

ACS-I Development Workbook

Page: 4-2 Date: 4/17/67

Single Precision Integer

weight	-247	2 4 6	2 4 7-m	2 ¹	2 0
operand bit position	0	1	m	46	47


for $1 \le m \le 47$

Double Precision Integer

weight	-2 9 4	2 ^{9 3}	2 ^{9 4-m}	2 4 8	247	-247	2 4 6	2 ^{9 5-} n	21	2 0
operand bit position	0	1	m	46	47	48	49	n	94	95
•									≤m:	

Multiple Precision Integer

Multi-length operands are a multiple of 48 bits in length and have the format:



where I is the value of the integer operand of multiplicity r; b_m^n is the binary value of the mth bit of the nth 48-bit register; and w_{m,n} is the weighting factor of bit b_m^n as follows:

for
$$m = 0$$
 $w_{0,n} = -2^{47n}$
for $m \neq 0$ $w_{m,n} = 2^{47n-m}$

Note that the single and double precision integer formats can be considered special cases of the above format with r equal to 1 and 2, respectively.

Volume Chapter : 1A

Section

02

: Appendix

IBM REGISTERED CONFIDENTIAL

ACS-I Development Workbook

Page: 4-3

Date: 4/17/67

Standard Form

In the multi-length format the magnitude of the weights of bit 0 of register n and bit 47 of register n+1 are the same, but the signs are different. Thus the combination 00 has the same value as the combination 11. A "standard form" is defined to circumvent this non-unique format. A number is defined to be in standard form if bit zero of every register, except the high order register, is equal to 0. Except for a few numbers near the negative limit of the representable range, all numbers have a standard form. For example, the number which has a 1 in bit zero of every word and 0's elsewhere has no standard form.

Multiprecision addition and multiplication can be performed on operands without requiring the operands to be in standard form. The operation will yield a result in standard form. The subtrahend in multiprecision subtraction must be in standard form. The requirement for multiprecision dividends and divisors to be in standard form is dependent on the programming algorithm to be used. The 96-bit product formed in mixed length multiply is in standard form and mixed length divide requires the 96-bit dividend to be in standard form.

Overflow

The integers which can be represented in 48 bits in two's-complement form range from -2^{47} to 2^{47} -1. Wherever a single length add, subtract, or multiply; a mixed length multiply or divide; a high order continued add or subtract; or an arithmetic shift results in a number which cannot be represented in the satisfactory range of -2^{47} to 2^{47} -1, an integer overflow condition exists and the appropriate exception bit is set to 1.

Volume

02

Chapter Section

Appendix

IBM REGISTERED CONFIDENTIAL

ACS-I Development Workbook

Page: 4-4 Date: 4/17/67

Add Integer

ΑI

The contents of register A^i are replaced by the low order 48 bits of the sum formed by the addition of the single precision integers in A^j and A^k .

Exception

result > 2⁴⁷-1

result < -2⁴⁷


Exception bit

AO

AO

Subtract Integer

SI



The contents of register $A^{\underline{i}}$ are replaced by the low order 48 bits of the difference formed by the subtraction of the single precision integer in $A^{\underline{k}}$ from the single precision integer in $A^{\underline{i}}$.

Exception

Exception bit

result > 2⁴⁷-1

result < -2⁴⁷

AO

AO

Volume

: 1A

Chapter Section : 02 : Appendix IBM REGISTERED CONFIDENTIAL

ACS-I Development Workbook

Page: 4-5

Date: 1/8/68

Multiply Integer

MI

			l l
1	ΙĭΙ	l i l	1.
1		J	T.
1		_	1

The contents of A^i are replaced by the low order 48 bits of the product of the single precision integers in A^j and A^k .

Exception

result > 2⁴⁷-1

result $< -2^{47}$


Exception bit

МО

MO

Multiply Integer, Mixed Length

MMI



The contents of register pair $A^{i,i+1}$ are replaced by the product in standard form of the single precision integers in A^{j} and A^{k} .

In the special case where A^j and A^k are both -2^{47} the product cannot be represented by a double precision integer; then A^i , i+1 are set to 0's and the MO exception bit is set to 1.

Exception

Exception bit

result > 2⁹⁴-1

MO

i odd

RS

Volume Chapter : 1A : 02

Section

: Appendix

IBM REGISTERED CONFIDENTIAL

ACS-I Development Workbook

Page: 4-6 Date: 1/8/68

Integer Divide Instructions

The integer divide instructions are performed as follows:

- 1. If the divisor is zero, the result is set to zero, the divide overflow exception bit (DO) is set to 1, and the remaining steps are omitted.
- 2. If the divide is a DMI and the dividend is not in standard form, the ILO exception bit is set to 1, and the operation proceeds as if the dividend was in standard form.
- 3. The dividend is divided by the divisor to form an exact quotient.
- 4. If the exact quotient is an integer, it forms the intermediate result.
- 5. If the exact quotient was not an integer, the integer part of the exact quotient forms the intermediate result. That is, the exact quotient is rounded toward zero.
- 6. If the intermediate result cannot be represented in 48 bits, the divide overflow exception bit is set to 1.
- 7. The result is set to the low order 48 bits of the intermediate result.

Volume Chapter 02

Section

Appendix

IBM REGISTERED CONFIDENTIAL

ACS-I Development Workbook

Page: 4-7

Date: 1/8/68

Divide Integer

 $\mathbf{D}\mathbf{I}$

	1 4	1-
1	J	V.
i	j	k

The contents of A^i are replaced by the single precision integer quotient formed by dividing the single precision integer dividend in A^j by the single precision integer divisor in A^k .

Exceptions

 $A^{k} = 0$


result > 2⁴⁷-1

DO

DO

Divide Integer, Mixed Length

DMI



The contents of register A^i are replaced by the single precision integer quotient formed by dividing the double precision integer dividend in A^j , j+1 by the single precision integer divisor in Ak.

 $A^{k} = 0$

result > 2⁴⁷-1 result $< -2^{47}$

j odd

Exception bit

DO

DO

DO

ILO

RS

Volume Chapter 1A

Section

Appendix

IBM REGISTERED CONFIDENTIAL

ACS-I Development Workbook

Page: 4-8 Date: 1/8/68

Continued Add, Low Order

ACL

i	j	k

The contents of A_1^i ,..., A_7^i are replaced by the low order 47 bits of the sum of the integers in A^i and A^k and the contents of the Multiprecision Carry Register MPC. A_0^i is set to 0. The MPC is set so that:

$$2^{47} \times MPC_{new} + A^{i} = A^{j} + A^{k} + MPC_{old}$$

Exception

Exception bit

$$MPC_{old} \neq -3, -2, -1, 0, or +1$$

ILO

Continued Subtract, Low Order

SCL

i	j	k

The contents of $A^i_{1,\ldots,47}$ are replaced by the low order 47 bits formed by subtracting the integer in A^k from the integer in A^j and adding the contents of MPC to the difference. A^i_0 is set to 0. The MPC is set so that:

$$2^{47} \times MPC_{new} + A^i = A^j - A^k + MPC_{old}$$

Exception

Exception bit

$$MPC_{old} \neq -3, -2, -1, \text{ or } 0$$

ILO

Volume Chapter 1A

Section

02

Appendix

IBM REGISTERED CONFIDENTIAL

ACS-I Development Workbook

Page: 4-9 Date: 1/8/68

Continued Add, High Order

ACH

· - · · · ·			_
	,		1-
l	1]]	V.


The contents of $A^{\hat{i}}$ are replaced by the low order 48 bits of the sum formed by adding the integers in $A^{\hat{j}}$ and $A^{\hat{k}}$ and the contents of MPC. The MPC is then set to zero.

Except for the participation of MPC, this instruction is identical to AL

Exceptions	Exception bit
result < -2 ⁴⁷	AO
result > 2 ⁴⁷ -1	AO
$MPC_{old} \neq -3, -2, -1, 0, or +1$	ILO

Continued Subtract, High Order

SCH



The contents of A^i are replaced by the low order 48 bits of the difference formed by subtracting the integer in A^k from the integer in A^j and adding the contents of MPC to the result. The MPC is then set to zero.

Except for the participation of MPC, this instruction is identical to SL

Exceptions	Exception bit
result < -2 ⁴⁷	AO
result > 2 ⁴⁷ -1	AO
$MPC_{old} \neq -3, -2, -1, \text{ or } 0$	ILO

Volume

: 1A

Chapter

: 02

Section : Appendix

IBM REGISTERED CONFIDENTIAL

ACS-! Development Workbook

Page: 4-10 Date: 4/17/67

Set Positive, Integer

SPI

i	j	

The contents of register A^{i} are replaced by the absolute value of the integer represented by the contents A^{j} .

If the integer in A^j is -2^{47} , an overflow exception condition exists. The integer add overflow exception bit AO is set to 1, and the contents of A^i are replaced by the value zero.

Exception

 $A^{j} = -2^{47}$

Exception bit

ΑO

Set Negative, Integer

SNI

i	j	

The contents of register A^i are replaced by the negative of the absolute value of the integer represented by the contents of A^j .

Exceptions: none

Volume

1A

Chapter Section 02

: Appendix


IBM REGISTERED CONFIDENTIAL

ACS-I Development Workbook

Page: 4-11 Date: 4/17/67

Convert to Normalized

CVN




The single precision integer in A^j is converted to a normalized single precision floating point number; the floating point number replaces the contents of A^i .

If the conversion results in an intermediate fraction length greater than 36 bits, the fraction is truncated to 36 bits.

Exceptions: none

Convert to Integer

CVI



The single precision floating point number in A^{j} is converted to a single precision integer which replaces the contents of A^{i} .

If the absolute value of the number in ${\bf A}^{j}$ is greater than 2^{48} -1 or if it is u, the conversion will not be done correctly. In this case the AO exception bit is set to 1 and no meaning should be given to the result.

Exception

$$\begin{vmatrix} A^{j} \\ A^{j} = u \end{vmatrix} = 1$$

Exception bit

ΑO

AO