ARCHIVE OF DOCUMENTS AND REFERENCE MATERIALS REGARDING THE IBM ACS-1 MACHINE

Lynn Conway

February 16, 1999

This volume contains documents and reference materials that I have compiled regarding the IBM Advanced Computing Systems ACS-1 supercomputer. These are copies of original documents dating back to the ACS project itself. Taken together, they may be sufficient to disclose many of the system architectural innovations of the ACS architecture team.

The front-matter for the archive contains a brief overview of each document, including some details regarding the document's context within the ACS project. Also included is my initial letter to Dr. Mark Smotherman of Clemson University regarding the possibilities of reconstruction of many details of the ACS-1 machine.

DACIE

CONTENTS:	PAGE:
i. Overviews of Archive Papers and Documents.	
ii. Letter to Dr. Smotherman, January 2, 1999.	
1. "Dynamic Instruction Scheduling", February 23, 1966.	001
2. "ACS Simulation Technique", March 15, 1966.	022
3. "Dual Arithmetic on ACS-1", May 1, 1967.	051
4. "Architecturally Critical Paths in the MPM", May 12, 1967.	054
5. "MPM Timing Simulation", August 25, 1967.	059
6. MPM Architecture and Simulator Reference Notebook, as of August 1967.	093
7. Timing Simulator Source Code Listings, as of August 1967.	211
8. "ACS Logic Design Conventions: A Guide for the Novice", November 29, 1	967. 328
9. "A Proposed ACS Logic Simulation System". October 31, 1967.	347
10. "The Computer Design Process: A Proposed Plan for ACS", August 6, 196	8. 367

1. "Dynamic Instruction Scheduling", February 23, 1966:

L. Conway, B. Randell, D. Rozenberg, D. Senzig

The background on this paper is as follows. Sometime in late '65, I suddenly visualized a solution to the general multi-issuance and conflict-resolution problem. I quickly compiled block diagrams and notes to capture the ideas, and during the next few days I presented these ideas in staff meetings in the architecture group. There was a rapid, very positive reaction. I was tasked to document the ideas in more detail, to incorporate one of the branching schemes then under study, and to turn the scheme into an architectural "proposal".

Since I was quite junior and had little experience with coordinating and writing ACS proposals, I worked with a number of ACS staff members, including Don Rozenberg, Brian Randell, Don Senzig and others to produce the resulting paper. There was a sense that these weren't just ordinary ideas, and we worked hard to frame the concepts in a tutorial form, so that they would be clear to team members. Brian Randell in particular came up with some wonderful articulations about the DIS schemes, in his inimitable British manner. We hoped to be able to publish the ideas openly later on.

But things then moved fast, and within a year the ideas in the paper had became the basis for, and were implemented within, a fully revised ACS-MPM architecture.

Although the original dynamic instruction scheduling ideas were mine alone, the paper was a team effort. As inventor, I was the lead author, and was followed by Brian Randell, Don Rozenberg and Don Senzig. I think Ed Sussenguth and Herb Schorr gave useful feedback too; had the paper gone on to publication they might have been included as co-authors.

The dynamic instruction scheduling paper is labeled "[DRAFT]". I believe that by late February '66, we saw this paper as a work in progress towards formal publication. The ideas were already, in parallel, being evaluated for use in the actual machine. Thus in this draft I think we stepped back from revealing thinking on exactly how the ideas might be applied in the machine, as, for example, by using dual instruction windows.

But by then we also needed a tutorial on the ideas for those outside the architecture group, such as the logic designers, to use as a reference. Thus this "draft" version of 2-23-67 was released within ACS. After that date, no further work was done on the paper. It was completely overtaken by the escalating events surrounding adoption of this scheme for use in the ACS machine. Thus the invention itself then became quite "secret".

Interestingly, the name "dynamic instruction scheduling" never really entered into the team's "lingo". Instead, the relevant structures were usually just called "instruction queues", or "instruction buffers", or "contender stacks" for short, as is seen in all the later documents. It's possible that many ACS vets won't recall the specific title of the paper. Could that perhaps explain why no one from the team has ever come forward and mentioned this work?

On the other hand, it is very likely that copies of this paper surreptitiously passed into circulation outside IBM during the late 60's and early 70's, providing a path for transfer of this knowledge, and its name, into computer architecture circles outside of IBM.

2. "ACS Simulation Technique", Mar. 15, 1966: D. Rozenberg, L. Conway, R. Riekert

This paper documents the methods used to build the ACS MPM register-transfer level simulator. This paper may prove valuable by helping later analysts better understand and interpret the source code and the output results of the "MPM Timing Simulator".

The simulator was built in FORTRAN IV. Thus it is relatively easy to "read the code" that defines the workings of each module and functional unit. The simulation methods were also aimed at being fast enough to support long runs involving many, many variations of the machine architectural parameters.

The simulator was initially used to take quick looks at architectural variants, watch code passing through them, and figure out why things got blocked or didn't work as expected. Later it was used to gather data on the performance of many serious MPM variants running lots of real code, and then to "balance and tune" the emerging ACS-1 machine.

Notice the use of a "memory queue" function as the tutorial example in this paper. I believe that by this time in '66, we were already doing basic simulator implementations and evaluations of various "instruction queuing" structures and controls, as part of our explorations of dynamic instruction scheduling methods. I think we may have just simplified and then "reused" some of that code to create the example in this paper.

Don Rozenberg was lead author, I was second and Bob Riekert was third. Bob had done important work on the simulation methods at Yorktown, but didn't go west with ACS.

3. "Dual Arithmetic on ACS-1", May 1, 1967: T. C. Chen

This paper is an internal proposal from Tien Chi (T. C.) Chen to Jack Bertram regarding methods for implementing dual floating point arithmetic in ACS-1. It contains interesting references to dual arithmetic on the ILLIAC IV machine.

I include this paper as a good example of an ACS "proposal", though I do not recall right now the details of how this particular one turned out.

Note that the data-path register-transfer-level details of the arithmetic-functional units were an independent architectural dimension of the project that had to meet logic design/machinecycle constraints on the one hand, and bussing/pipelining/issuance-control/architectural constraints on the other.

Thus only the timings of the ACS-1's arithmetic units, and not those units' internal functional details, were modeled in the timing simulator. (An "unroller" processed assembly code input instructions to produce the input instruction stream to the timing simulator). This was in contrast to the OP fetch, Bussing, OP interlocking and issuance, SKIP, Branch and Exit functioning, etc., which were fully modeled in the timing simulator.

4. "Architecturally Critical Paths in the MPM", May 12, 1967: E. Sussenguth

This is an important internal memo from Ed Sussenguth to Herb Schorr that summarizes the results of detailed MPM architectural design studies during the spring of 1967. It pins down the final list of critical paths that must be insured against any performance slippage in any later design iterations.

In each particular case, the critical path functions are identified as needing to be completed within a certain number of machine cycles. Then, for each of these functions, there would have been related critical logic design exposures, wherein specific logic functions had to be completable within a machine cycle.

This memo was the result of an intense period of simulation and tradeoff studies to tune and balance the MPM mechanisms for OP fetching, Bussing, OP interlocking and issuance, SKIP, Branch and EXIT mechanisms, functional unit timings, etc.

Together with the other documents, this paper shows that the near-final form of ACS-1 machine architecture was completed and was being fine-tuned during the spring of '67; thus it supports the inference that generalized dynamic instruction scheduling must have been incorporated into the revised ACS machine architecture sometime in the latter part of '66.

The details in this memo about MPM critical paths should really help during efforts at interpreting other ACS documents, and reconstructing the MPM's architecture.

5. "MPM Timing Simulation", August 25, 1967 (ACS AP #67-115) : L. Conway

This paper is a gold mine of detail on the system architecture of the ACS-1 MPM. It was originally intended as a users' manual that others could reference, in order to submit simulator input and interpret simulator output. I was sole author of this paper.

The simulator was written in FORTRAN IV (H), and ran on an IBM S/360 Mod 75 under OS/360. It operated at a rate of approximately 10 simulated instructions per second; typical programs thus ran at a rate of about 20 instructions per second.

By this date, the simulator was the de facto formal description of the structure and functions of the timing and controls of the ACS-1 MPM. All architecture team members coordinated their work with the making of modifications to the evolving versions of this simulator. Detailed functional modifications were seen to work or not, by whether they functioned as expected during simulation runs.

By the time this document was written, a lot of experience had been gained in the effects on machine performance of variations in machine parameters. In particular, it was clear by then that the 3 out of 8 issuance scheme for A-Ops was near optimal in terms of mean OPs/cycle while meeting the logic-level and machine cycle-time constraints. This paper uses that 3 out of 8 scheme in a very detailed example, including detailed timing diagrams and the corresponding simulator input and output listings.

Therefore, this paper provides a peek inside an ACS-1 MPM actually running code, enabling the reader to see how the OP fetching, Bussing, instruction scheduling, Branch and Exit functions, functional unit timings, etc., all worked together.

The paper defines and elaborates on the mnemonics of all those machine facilities, enabling readers to make detailed interpretations of timing diagrams and simulator output listings. Those mnemonics were used widely within ACS by this date, so these definitions will be helpful in interpreting other ACS documents. This paper includes a list of all instruction mnemonics, but, unfortunately, no detailed descriptions of the instructions themselves.

This manual, together with the detailed "Timing Simulator Notebook" and the "Timing Simulator Source Code Listing", provides sufficient information to possibly enable later analysts to reconstruct a running version of the ACS timing simulator.

This document, with all its details of how the ACS-1 processed instructions, may also have passed into circulation outside of IBM, and thus helped to propagate ACS architectural concepts into the computer architecture community.

6. MPM Architecture and Simulator Notebook, August 1967: L. Conway

This notebook contains my working documentation of the ACS-1 machine architecture, and materials regarding translation of that architecture into the MPM Timing Simulator. It contains very detailed information on the ACS-1 as of late August 1967, which was a mature point in the machine's evolution, and the design point for which important benchmarks have been described elsewhere. The notebook consists of about 120 pages of flowcharts, tables and notes, in addition to the ACS AP #67-115 paper.

Unfortunately, these notes do not contain a description of the OP set itself, as it was documented in a separate memo that, I believe, was entitled "ACS-1 MPM Instruction Manual" (we should really try to find a copy of that one, if one still exists). However, many important details regarding the OP set, including the OP Tags, are included in these notes. A listing of the contents of this notebook is included on the following page.

Listing of contents of the Timing Simulator Notebook (draft listing, as of 1-21-99) :

- 059 MPM Timing Simulator, ACS AP #67-115: Timing simulator user's guide as above.
- 093 A Unit Interlock Simulation: A primer based on the sort of code used in the Timing Simulator. Hardware diagrams, flowcharts and code are condensed from the actual simulator, and give the essentials of A-Interlocks for a simpler "ACS-like" machine. Also constitutes a tutorial on the micro-architecture of the A-Unit Interlocks.
- Facility Structure:
 Some details of the XFAC's, AFAC's, INBUS #'s, OUTBUS #'s, delays;
 M.E.H.'s diagrams coordinated via E.Sussenguth, dates 2-15-67 thru 7-26-67.
- OP Decode Tags:
 Contains tabulation (unary) of all decode tags for the 227 instructions,
 i.e., the internal claims on facilities, busses, etc., for all OPs,
 in a 256 by 70 table for the instruction set of April 17, 1967.
- 143 Various flowcharts and notes: Definitions of simulator Common Variables; I,J indexing of A-SD's, X-SD's. More on the decode tags, format of XBUFF and ABUFF. Bussing of OPs to A and X Buffers. Format of Execution Simulator output cards; Example of Output.
- 152 Various architectural and simulator details: Block diagram of machine's major dynamic instruction modules. Flow charts for key functional module routines.
 "Event running times within the cycle", in 0.1's of a machine cycle. Stack to Register timing: key difference between A and X stack algorithms, bussing and facilities.
 "Full Bypassing" timing; "No Bypassing" timing. Common Vars, "Revised 18 May 1967", Common Vars, "Before Revision".
- 168 Memory timing details:

Memo to file by G. T. Paul re "MPM-BLCU Interface for Store OPS", 5-24-67, with diagrams by M.E.H., G. P., 5-17-67, revised 6-7-67.
Memory Timing Diagram; Routines re memory instructions.
Instruction fetching overview.
Handling the Back-Up Registers - overview.
M. Homan's notes re Back-Up Logic, as of about a year earlier: 7-25-66.

189 Skips, Branches and Exits:

SKIP instruction overview; Execution of EXIT instruction -overview. BRANCH and EXIT Handling, complete details of, in a coordinated, hand-written "memo" of 3-27-67 by B. O. B. (?), along with similar memo re "old branch info" by B. O. B. dated 3-17-67, followed by detailed timing diagrams.

7. Timing Simulator Source Code Listings, August 1967: L. Conway

This notebook contains a set of listings of the source code for the near-final version of the ACS machine's register-transfer level timing simulator. There are about 5000 lines of FORTRAN IV (H) source code in these 100 or so pages of listings. This is probably the version of the code used to generate the examples in the ACS AP #67-115 paper.

By mid-67, the timing simulator was the de facto formal description of the overall teamcoordinated details of the evolving ACS-1 architecture. Therefore, these listings, when taken together with the Timing Simulator Manual and the additional diagrams, flowcharts and other details in the Timing Simulator Notebook, provide a very detailed account of the ACS-1 system architecture.

8. "ACS Logic Design Conventions: A Guide for the Novice", Nov. 29, 67: L. Conway

On joining ACS, I found that there was no single convenient source for this information. Some of the information was not documented in any available references. Since most of the logic designers used different notations and conventions, it proved to be a time consuming and confusing process to learn the precise details of this very simple, basic material. Many of the designers related to me that they had had similar initial experiences.

At the time I made some notes for my own personal use, and later formed these notes into this memorandum in the hope that it might prove useful to newcomers to ACS. This memo may prove useful in ACS retrospectives and reconstructions by enabling more precise analysis of original ACS DRKS design records.

9. "A Proposed ACS Logic Simulation System", Oct. 31, 1967: L. Conway

This memo proposes an LSS to provide a means for debugging the logic design of the ACS machine. Included is a means to extract design partitions from DRKS files and run simulations on the partitions based on interface signals extracted from the equivalent partition of the system-level (MPM timing) simulator. Considerable detail in the form of block diagrams, flow-charts and calculations are included to clarify interfaces and interaction in the overall system. One requirement for such a system to work would be formal acceptance of the system-level simulator as the formal description of machine structure and functions, and forcing of logic design partitions to implement the functions of the equivalent system-level partitions. This seemed feasible at the time, since the MPM Timing Simulator had already become the de-facto formal description of the machine. This memo may provide useful insights into various practical aspects of ACS logic design and engineering at the time.

10. "The Computer Design Process: A Proposed Plan for ACS", Aug 6, 68: L. Conway

This memo builds on item 9, and proposes a detailed design for the overall ACS machine design process, including system architecture, logic design and engineering, physical specification and process automation, and maintenance. The thesis is that proper design of the design process is as important as proper design of the machine itself. It exploits the System-level Simulator as the overall machine specification, and discusses the overall integration and protocols for use of that simulator with the LSS, DRKS, Physical Specification and Process Automation tools. It addresses many concerns, such as the fact that design phases do not follow serially but overlap in time, that some partitions may be far along in specification while others may be quite tentative, and that later design phases constantly feedback feasibility or cost issues to earlier (higher-level) phases. This proposal was fairly widely circulated and had gained considerable support just before the project was cancelled. This memo provides useful insights into practical aspects of ACS system architecture, logic design, engineering, physical specification and process automation at the time. [Also, taken together with the other materials, all this work substantially informed my later explorations at Xerox PARC on VLSI design and implementation methodologies].



LYNN CONWAY PROFESSOR OF ELECTRICAL ENGINEERING

and computer science The University Of Michigan

College Of Engineering

170 ATL BUILDING ANN ARBOR, MICHIGAN 48109-2110 313 763-5509 FAX 313 763-1260 INTERNET: conway@engin.umich.edu

2 January 1999

Dr. Mark Smotherman Department of Computer Science Box 341906 Clemson University Clemson, SC 29634-1906

Dear Dr. Smotherman:

When I came upon your web site identifying the IBM-ACS machine as "the First Superscalar" computer, many past events came rushing back into my mind. I had been at ACS, first at Yorktown Heights, then in Sunnyvale and then up on Sand Hill Road, during the period when the exciting architectural work was being done there.

There were publications and talks, by Herb Schorr in the early 70's and later by John Cocke and others, that hinted at the scope of the ACS innovations. But these early retrospectives lacked detail about the system's architecture and lacked a context in which to embed the ideas so as to fully convey their significance. Many computer architects sensed that amazing things had happened at ACS, but few could be sure quite what, or why it even mattered.

As modern VLSI superscalars emerged into widespread application, and details of their architectures were described, I became aware that important early ACS innovations had transferred directly into those machines. Even the early ACS name for one of those innovations, dynamic instruction scheduling, is now used by superscalar architects, and is described as such in modern computer architecture textbooks.

More than thirty years after the original work, modern superscalars now at last provide a context for understanding and appreciating the value of the early ACS innovations. For some time now, I've hoped that someone from the ACS team might step forward and point towards the sources of those concepts. However, no one has come forward.

When I read the ACS retrospective on your web site, I began thinking about why such claims haven't been made before. The sudden elimination of the project, followed by exits and transfers of the architecture team members, must have meant that few, if any, original ACS documents were saved by anyone. Thus the machine seemed to have just "vanished", and there was little material evidence on which to base any retrospectives.

It vanished almost everywhere, that is, except in a notebook, documents and computer listings that I compiled and kept stored away all these years.

Hopefully, the materials that I have saved can be used to reconstruct many details of ACS machine architecture, and more fully document the accomplishments of the ACS team. I'm interested in helping with such an effort, and in helping contact other ACS alums who might have original artifacts and personal knowledge of events there.

The years I spent at IBM-ACS were among the most intellectually exciting of my life. It was an incredible opportunity for me to be able to work with John Cocke, Herb Schorr, Fran Allen, Ed Sussenguth, Don Rozenberg and all the others upon just finishing my graduate work at Columbia. Reflections on my experiences at ACS, and the documents relating to my work there, may help you and others reconstruct the overall story.

When I joined ACS, the team was based at IBM Research in Yorktown Heights N.Y., and the effort went by the code name "Project Y". I joined in a support role to build the register-transfer timing simulator for the emerging supercomputer. In that role, I had ongoing access to almost all the team's architectural discussions and debates.

During the early phases of the project, I became fascinated with John Cocke's "open questions" about computer architecture. By an amazing stroke of luck, I hit upon a pretty good general solution to one of those questions, namely the problem of multiple issuance. The team was very democratic and open to suggestions and proposals from any member, at any level. They listened to my ideas, and then acted on them.

We initially called the resulting invention "dynamic instruction scheduling". It went on to play an important role in the overall system architecture of the ACS main processing module (MPM). Fortunately, among my documents are those describing this invention, and showing how it was exploited in the ACS-MPM. These documents are identified in an annotated list attached to this letter.

Included in the attached list are my reference notebook, the source code and a detailed user's manual for the MPM timing simulator. During 1967, the timing simulator became the de facto formal description of much of the machine's architecture. Therefore, these materials can be used to reconstruct many details of ACS machine architecture. It's even conceivable that a running timing simulator could be reconstructed someday, based on these materials.

Given the significance and impact of superscalar computers, I really do feel the need to set the story straight, namely that the ACS machine, a long forgotten "orphan", was never really dead. ACS lives on after all, as the original source of many fundamental innovations that have since passed on into modern machines.

I commend you on your efforts to reconstruct events at ACS and to document details of ACS machine architecture. The independent, detailed context that you have already established, together with my materials, should at least confirm the origins of generalized dynamic instruction scheduling. That invention is one of the coolest ideas I've hit upon. It would mean a very great deal to me for its origins in my ACS work to be acknowledged.

I'm not sure how to best proceed from here, but I do suggest that initially we try to acquire more materials, contact more ACS alums, work on a project timeline, etc., before releasing further preliminary conclusions. Also, by putting more ACS materials on a web site, we could perhaps clarify that a lot of materials do still exist, and thereby interest others in participating in reconstruction efforts.

Many of the events surrounding ACS were shaped by internal IBM politics that I and most of my colleagues were unaware of at the time. The sudden demise of the project completely stunned us. I never understood why the decision had been made that ACS must be 360 compatible. However, it was clear right away that the 360 decision meant that the ACS architectural innovations were going to be shelved.

You can imagine what the project's demise meant to those who had done the creative work there. Sure, John Cocke went on to become famous among the cognoscenti in computing. Indeed, four members of the early ACS architecture team, including John Cocke, Fran Allen, Ed Sussenguth and myself, were later elected to the National Academy of Engineering for a variety of other contributions. But imagine how much it would have meant to John and the rest of us if the ACS designs at least had been saved, and approved for later publication. Instead, almost all that wonderful work was discarded, as if it had never existed.

Since I'm not sure what sensitivities remain regarding theories about the project's cancellation, I'd like to proceed carefully when gathering information on the overall story. It is certainly important to try to contact ACS team members named in the various documents in advance of any public uses of those documents. Efforts should also be made to involve as many ACS alums as possible, so that a wider set of perspectives can be gained and a more thorough history compiled.

I really enjoyed talking with you recently about ACS. I look forward to interacting with you further on this interesting project.

Sincerely,

Lynn Conway

Lynn Conway

Professor of EECS, Emerita University of Michigan, Ann Arbor, MI

Attachment: Annotated list of reference materials regarding the ACS-1 machine

IBM CONFIDENTIAL

MEMORANDUM TO:

SUBJECT:

C

ADVANCED COMPUTING SYSTEMS SAN JOSE February 23, 1966

> 001 L. Conway Archives

File

DYNAMIC INSTRUCTION SCHEDULING (DRAFT)

- L. Conway
- B. Randell
- D. P. Rozenberg D. N. Senzig

DYNAMIC INSTRUCTION SCHEDULING

INTRODUCTION


The order in which the instructions comprising a program are to be excecuted is normally assumed to be given by the order in which the instructions are held in program storage and by the sequencing control indicated by transfer and conditional transfer instructions. However a programmer, or compiler, can produce many different but equivalent versions of a program merely by making minor alterations to the sequence in which instructions Normally the actual choice among these alternative are placed. sequences will be somewhat arbitrary, though careful programming or compilation often involves an attempt to design a program whose detailed sequences are tailored to make best use of a computer's control and functional capabilities. This can be particularly worthwhile for computers whose internal organization has been designed to attempt to overlap the use of its various functional capabilities.

Take, for example, a computer which initiates execution of instructions in strict sequence, without necessarily awaiting the completion of one instruction before execution of the next instruction, provided that the operands of the second instruction are ready, and the necessary busses and functional units are available. On such a computer the sequence (written here for convenience in a 3-address format)

 $R_{1} + R_{2} \rightarrow R_{3}$ $R_{1} \times R_{4} \rightarrow R_{5}$ $R_{6} + R_{2} \rightarrow R_{7}$ $R_{3} \times R_{6} \rightarrow R_{8}$ might well be preferable to $R_{1} + R_{2} \rightarrow R_{3}$ $R_{6} + R_{2} \rightarrow R_{7}$ $R_{1} \times R_{4} \rightarrow R_{5}$


 $R_3 \times R_6 \rightarrow R_8$

4. So if the adder and multiplier were independent functional units.



Thus if really effective use is to be made of the internal capabilities of such a computer, careful attention must be paid to the detailed sequencing of instructions in frequently executed portions of a program. This 'scheduling' can be done by an ambitious optimizing compiler, or an extremely conscientious hand-coder. There is often, however, a difficulty in achieving really optimum sequencing by such means--that of the effects of memory interference, which if present will cause variations ih the times which operands take to reach the arithmetic and control unit from storage. The effects of such memory interference will not usually be calculable in advance of program execution, particularly if the interference is caused by autonomous I/O units using the memory. Thus there is often cause to consider the possibility of supplementing (or even replacing) the static scheduling performed by coder or compiler by dynamic scheduling performed by the computer as it executes a program. In this paper we describe a technique of dynamic scheduling permitting non-sequential instruction execution. Furthermore, the technique presented is shown to be capable of controlling the simultaneous execution of two or more instructions at a time on machines with sufficiently generous bussing and functional capabilities. In any actual computer design care would of course have to be taken to ensure that any possible gains achieved by such dynamic scheduling were not offset by the cost (both in speed and in circuits) of the extra hardware necessary to perform the scheduling.

The scheme presented uses a very general, but conceptually simple, method of controlling non-sequential instruction execution, and of identifying groups of instructions which are mutually independent and can be executed simultaneously. Brief descriptions of earlier schemes for achieving some of these aims have been given by Amdahl [1], Chen [2], and Thornton [3].



NON-SEQUENTIAL INSTRUCTION EXECUTION

In this section we restrict our attention to the sequencing of straight line coding comprised of instructions, the locations of whose operands and results can be determined directly from the instructions themselves, rather than needing any address computation to be performed.

The sequence in which a series of instructions have been written implies the total effect that these instructions are intended to have when executed. Each separate instruction contributes to this total effect by performing its operations on the contents of certain registers (accumulators, index registers, indicators, etc.) and setting its results into other registers. A dynamic scheduling technique has to insure that any instructions obeyed out of sequence do not change the contents of any registers which are to be used by any instructions whose execution has been delayed temporarily.

A simple set of rules for determining if a given instruction can be obeyed out of sequence is as follows:

- (i) The required busses and functional units are available.
- (ii) The instruction must not use any registers which are used as result registers by instructions whose execution has been initiated but not yet completed.
- (iii) The instruction must not use as result registers any registers which are used as operand registers by any preceding instructions which have not yet been initiated.
- (iv) The instruction must not use any registers (either as result or operand registers) which are used as result registers by any preceding instructions which have not yet been initiated.

L. Conway Archives -

These checks can be made in a systematic fashion using what are here called 'sequencing matrices'. Two matrices are used, namely a 'source matrix' (S) and a 'destination matrix' (D). At each cycle, when the machine is attempting to choose an instruction to be executed, rows in these matrices are set up corresponding to each of the instructions which are being considered by the scheduling machanism. (The cycle referred to above is a clock cycle, which corresponds to the maximum rate at which instructions can be initiated, and will presumably be much shorter than a storage cycle.) The elements in each row of the matrices indicate whether a given register is being used, or will be affected, by the corresponding instruction.

The element S_{i,j} is set to one if the ith instruction uses the contents of register j as an operand. The element $D_{i,j}$ is set to one if execution of the ith instruction will cause the contents of register j to be replaced.

Take, for example, a very simple machine with eight registers and a 3-address format, using a scheduling mechanism that processes four instructions per cycle. A typical situation would be:


Instruction


Source Matrix

Destination Matrix

1. $R_3 + R_4 \rightarrow R_7$ 2. $R_7 \times R_2 \rightarrow R_4$ 3. $R_1 + R_2 \rightarrow R_5$ 4. $R_{R} \div R_{1} \rightarrow R_{8}$

9





005

L. Conway Archives

Fig. 1

Thus each row has been set up by processing the register address.fields of the corresponding instructions, and converting these addresses into unary form. However in more realistic machines the setting up of the matrix elements would not be so straightforward. Almost certainly it would involve decoding the operation code part of the instruction to determine what implied registers are used by an instruction in addition to those indicated by address fields.

In addition to the matrices, which provide a conveniently coded form of indicating the register requirements of instructions awaiting execution, a 'busy vector' (B) is used to indicate the current status of the machine registers. The length of the vector is equal to the number of registers. The element B, is set to one when execution of an instruction which will cause the contents of register j to be replaced is initiated; it is reset to zero when the replacement has been completed.

Once the sequencing matrices and the busy vector have been set up as described, the basic algorithm for choosing an instruction to be executed can be described as follows. Starting with the top row of the matrices, each instruction is checked--instruction i can be executed if:

(1) The required busses and functional units are available.

The elements of B corresponding to the non-zero elements **(ii)** of the ith rows of S and D are zero.

The elements above row i of the columns of D corres-(iii) ponding to the non-zero elements of row i of S contain only zeroes.

The elements above row i of the columns of S and D (iv)corresponding to non-zero elements of row i of D contain only zeroes.

Returning to the previous example, with the busy vector set up to indicate that certain registers, 3 and 6 for instance, are still to have their contents replaced, by the action of previously initiated instructions

Instruction

Source Matrix Destination Matrix

Busy Vector

000 L. Conway Archives




Fig. 2

Instruction 1 cannot be executed because of rule (ii)

Instruction 2 cannot be executed because of rules (iii) and (iv)

However instruction 3 can be executed, provided that the necessary bussing and functional capabilities are available.

Each cycle, while the scheduling mechanism is attempting to choose an instruction to initiate, a decoding mechanism could be processing a further instruction, taken from the address in the instruction store given by an instruction counter. In contrast to a conventional instruction counter, this counter does not indicate which instruction is currently being executed, but rather which instruction is next in line for processing by the scheduling mechanism. With non-sequential instruction sequencing it is not possible to have a conventional instruction counter. This can in certain circumstances be a disadvantage of the system, and is discussed further below.

At the end of a cycle, if an instruction has been chosen (it is of course possible that none of the instructions can be initiated until some of the non-zero elements of the busy vector become zero), the rows corresponding to the instruction are removed from the matrices. The remaining rows are then pushed upwards.

to fill in any gap, the bottom row of the matrix is replenished using the instruction which has just been decoded, and the instruction counter is incremented. All is then ready for the scheduling mechanism to again scan the matrices in an attempt to choose another instruction to initiate.

In the above example, the situation at the start of the next cycle might be (assuming that registers 3 and 6 have still not had their contents replaced) as shown in Fig. 3. During this cycle the Divide instruction will be chosen for execution.

Instruction Source Matrix Destination Matrix Busy Vector




Fig. 3

In the above general description of the proposed technique for non-sequential instruction execution the discussion has been limited to the scheduling of straight-line coding composed of instructions whose register requirements can be determined immediately from inspection of the instructions. The next two sections of this paper deal with the effect of unconditional and conditional branch instructions, and with a technique for scheduling instructions which refer to indexed addresses in storage.



UNCONDITIONAL AND CONDITIONAL BRANCHING

There is one kind of branch instruction, namely the unconditional branch to an explicit instruction address, which can be handled very simply, without recourse to the sequencing matrices. The instruction is executed as soon as it has been decoded, causing the appropriate modification to the instruction counter which indicates the location from which the sequencing matrices are to replenished.

The other types of branch instructions, where the branch address and/or the question of whether the branch is to be taken cannot be determined directly from the instruction, but rather depend on the contents of one or more registers, cause rows to be entered into the sequencing matrices in, the usual way. However refilling of the matrices then stops until the branch instruction has been executed and any necessary modification has been made to the instruction counter. Thus once such a branch instruction has entered into the matrices, the matrices will gradually empty until the execution of the branch instruction permits refilling to begin. This means that every effort should be made to initiate execution of the branch instruction as soon as possible, and that once the branch instruction has been executed, empty rows of the matrix should be replenished as quickly as possible. Otherwise, the matrices will spend much of their time only partly full, and the chances of finding an executable instruction each cycle will be considerably reduced.

Since a scan of the matrices enables all the executable instructions to be identified, what is required is to ensure that a branch instruction is given priority over any other executable instructions. The simplest way of doing this, since there can never be any instructions in the matrices below a branch instruction, is to always choose the lowest executable instruction, whether or not this is a branch instruction. However it could be argued that this is taking unnecessary liberties with the sequencing of a program, which will cause undue complications in program debugging. The alternative is to arrange some system whereby if there is an executable branch instruction it is initiated, but that otherwise the highest executable instruction is chosen.

The second requirement, that of speedy replenishment of the matrices once a branch instruction has been executed, required decoding facilities operating in parallel on several instructions. The alternative of relying solely on the normal decoding and replenishment mechansim, which fills only one row each cycle, is unlikely to be adequate.

An 'Execute' instruction, which can be regarded as a temporary branch for the duration of a single instruction, involves only slight extensions to the above system. Filling of the matrices is halted once an Execute instruction has been reached, until it can be obeyed and the instruction which it specifies can be fetched

and placed in the matrices. Unless this is another Execute instruction, or a branch instruction, filling of the matrices can then be 'resumed, starting with the instruction following the original Execute instruction.

)

THE SEQUENCING OF STORAGE ACCESSES

Another area where dynamic scheduling can be of value is the sequencing of accesses interleaved storage. Such storage is characterised by the fact that access to one of the autonomous memory units, or of which the storage is comprised does not have to await the completion of previous accesses to other boxes. Rather, storage accesses can be made at the rate at which they can be accepted by the bussing system, provided that repeated accesses to the same box are sufficiently separated. Thus the problem of sequencing storage accesses can be regarded ds having similarities to that of sequencing instructions, with boxes taking the place of registers, and 'bus slots' the place of clock cycles.

The particular box involved in a storage access is determined from the effective address of the location to which access is being made (typically a group of the least significant digits of the address is used). Such an address will normally be the result of a calculation involving the contents of one or more registers. Thus the box used by a storage access requested by a register load or store instruction cannot be determining directly by examination of the instruction, it being necessary to wait until the effective address can be calculated.

Though one can conceive of a single scheduler being used for sequencing both instructions and storage accesses, it seems more reasonable to have a second scheduler just for sequencing storage accesses, operating in conjunction with the instruction scheduler. The storage access scheduler could operate according to the same general principles as the instruction scheduler, using source and destination matrices (S_A and D_A , say), and a busy vector (B_A),

whose respective columns and elements correspond to the various boxes. It would receive requests for storage accesses both from the instruction scheduler, on behalf of load and store instructions, and from the instruction fetch mechanism which is used to replenish the instruction scheduler.

The instruction scheduler described above is designed on the assumption that once an instruction is removed from the matrices and issued, it no longer has any demands on the registers that it uses for its operands. Therefore, a set of buffer registers are included in the storage access scheduling mechanism to hold the contents of registers which are to be stored, until the required storage access can be initiated.

Certain constraints must be placed on the order in which storage access requests can be issued to the storage access scheduler from the instruction scheduler. For example, a store request must not be issued to the storage access scheduler before any preceding load request. Only when the boxes involved in these requests have been determined will it be possible for the storage access scheduler to

perhaps make such modifications to the sequencing of storage access requests. In fact what is necessary is for the instruction scheduler to treat the store as a single extra register. Therefore an additional column is added to the S and D matrices, and an element is added to the busy vector. However this extra busy vector element is not set to one unless the storage access scheduler is unable to accept any further storage access requests. All load instructions have the extra element in their row of the S matrix set to one; all store instructions have the extra element in their row of the D matrix set to one. The normal sequencing rules will then apply the necessary constraints to the issuing of access requests.

Figure 4 demonstrates the setting of the matrices and busy vectors of the two schedulers on a machine with 4 registers and 4 storage boxes. The instruction scheduler processes six instructions per cycle; the storage access scheduler processes four access requests per bus slot. Instructions are either 3-address format, or specify single-indexed loads and stores. The vector B indicates that registers R_1 and R_3 are still involved with previously

initiated instructions, and that the storage access scheduler has capacity for further storage access requests. The storage access scheduler contains only three access requests--a load of register R_3 from address 53 in box 1, and a store of the literal 91 (the contents of some register) in address 29 of box 2, and a load of register R_1 from address 25 of box 3. The vector B_A indicates

that box 1 is still involved in some earlier access request.

When the instruction scheduler initiates execution of a load or store instruction the rows corresponding to the instruction are removed from the S and D matrices, and the B vector (except for the last element, corresponding to the store) is updated in the usual way. The effective address is calculated, and it and the address of the register to be loaded or stored are transmitted to the storage access scheduler (together with the contents of the register, in the case of a store instruction). This storage access request causes the highest unoccupied row of the matrices S_A and D_A to be set up so as to indicate the box requirements of the request.


011


INSTRUCTION SCHEDULER

1. $R_1 + R_2 \rightarrow R_3$ • 2. $S[R_1 + 2] \rightarrow R_3$ 3. $\overline{S[R_2 - 1]} \rightarrow R_4$ 4. $R_2 \rightarrow S[R_1 + 1]$ 5. $R_1 \times R_3 \rightarrow R_1$ 6. $R_4 - R_1 \rightarrow R_2$

C

C





B 3 4 5

STORAGE ACCESS SCHEDULER





Fig. 4 Example of a 4 Register, 4 Storage Box Machine



The matrices S_A and D_A are scanned each bus slot time, in order to choose an access request which can be issued ahead of any preceding requests which are held up, and which does not involve a box indicated by the vector B_A as being still involved with a previous access. The Corresponding to this request are request from the set of the s


corresponding to this request are removed from the matrices, the rows are pushed up to fill in the gap, and the busy vector updated. When a storage access to a box has been completed the corresponding element of B_A is made zero once again. If this access was on behalf of a load


instruction, the appropriate element of B is made zero when loading of the register has been completed.


Returning to the example demonstrated in Fig. 4, the situation after one machine cycle and bus slot time is shown in Fig. 5. The third instruction, a load instruction, has been chosen for execution, the effective address specified by it has been calculated to be location 57 of box 4, and it has been issued as an access request to the storage access scheduler. Meanwhile the second storage access request has been issued, the preceding request being still blocked because the required box is still involved in an earlier access.

0:3

INSTRUCTION SCHEDULER








В 2 3 4 S 1 1


STORAGE ACCESS SCHEDULER

1. 1:53 R_3 2. 3:25 R_1 3. 4:57 R_4 4.

3

686








Fig. 5. The Example of Fig. 4 One Cycle and One Bus Slot

Later

There are many possible variations on this scheme for sequencing storage accesses. For instance, one can dispense with extra buffer registers and continue to hold quantities in the working registers until the appropriate memory unit can be accessed. What is required to avoid unessential slowing down of the instruction scheduler is that the registers used in the calculation of the effective address be released before the instruction is necessarily removed from the matrix. This introduces a new complexity. Previously an instruction was not modified in the matrices, except for its possible bubbling towards the top, until its complete removal from the matrices.

The bits in the source matrix corresponding to those components of the effective address calculation would beset to zero as soon as they are used. This at least releases those registers for use in further calculations. One might further refine interlocking on register usage so that effective address calculations were performed before the contents of the register to be loaded or stored were available.

Indirect addressing can be handled in much the same way as branch and execute instructions. If the various levels of indirect addressing use new indexing registers at each step then no instruction can be permitted to be executed which may result in any register modification. Unless memory read buffers are present this effectively means that indirect addressing will stop instruction initiation though matrix replehishment can proceed. If indirect addressing does not require new indexing registers but simply generates new memory store access requests then only succeeding store instructions must be inhibited until the indirect addressing chain is terminated.

SIMULTANEOUS EXECUTION OF INSTRUCTIONS

The instruction scheduling method described above uses the sequencing matrices in order to detect which instructions can be obeyed out of sequence. As a byproduct it automatically detects which instructions can be initiated simultaneously, at least in so far as register usage is concerned. Thus, given sufficient functional capabilities and sufficient busses between registers and functional units, the scheduling scheme can be used to control the simultaneous initiation of instruction execution. The matrix scanning algorithm would remain unchanged, though from a hardware point of view if not conceptually the procedure for compressing the remaining rows in the matrices upwards to fill in any gaps becomes more complex.

We assume that the machine has a number of independent functional units in addition to the memory and branch control units. Typical additional independent specialized functional units are floating point add/subtract, multiply, and divide units. We make the further assumptions that each functional unit has a buss connecting with the registers and that there is only one functional unit of each type. The complexities that arise when these assumptions are removed will be discussed below.

The requirements for simultaneous initiation of instruction execution is the addition of a bit to the busy vector for each functional unit that cannot accept operands every cycle and a column appended to the destination matrix for every functional unit.

The busy vector bit corresponding to the functional unit is turned on by the initiation of execution of an instruction in the c corresponding funtional unit. The busy vector bit is turned off when the functional unit is able to accept a new operand pair.

Rule (i) of the sequencing algorithm given informally above can here be stated as: the elements of B representing the functional units must have zeros corresponding to non-zero elements in the ith row of D. The elements above row i of the columns of D corresponding to the non-zero elements of D contain only zeros.

The operation code portion of the instruction is decoded to the extent that it is known which functional unit is going to execute the instruction. This information sets a one in the bit position whose row index corresponds to the instruction and whose column index corresponds to the functional unit.

Going back to the example used in Fig. 2 and assumming that the functional units are an add/subtractor that can accept a new pair of operands every cycle, a multiplier and a divider that cannot accept a new pair of operands every cycle, and a branch controller, we have the situation shown in Fig. 5.

L. Conway Archives

016

As in Fig. 2, Instruction 1 cannot be executed because of rule (ii). Instruction 2 cannot be executed because of rules (iii) and (iv). In addition Instruction 2 cannot be executed because of rule (i), i.e., because the multiplier is busy. The execution of Instructions 3 and 4 can be initiated--they violate none of the rules on register usage and the appropriate functional units are free.

As is done in the sequential case, at the end of the cycle, instructions that have been chosen for execution are removed from the matrix. The remaining rows are pushed up to fill in the gaps, and new instructions are inserted at the bottom of the matrix to replace those which have been initiated, and the instruction counter is incremented.

In the above example (Fig. 5) the situation during the next cycle might be as shown in Fig. 6. The instructions 1 and 2 are inhibited by the same reasons as before. Since the Busy vector bit corresponding to the Branch unit is zero (indicating no Branch instructions in the matrix) new instructions can be entered. The new instruction 3 ($R_6 - R_3 \rightarrow R_3$) is inhibited by rules (ii) and (iv).

The new fourth instruction specifies a branch to the memory locations specified by the contents of register R_1 plus 71 if register R_2 contains a zero. Since all of the registers used by this instruction are free this instruction can be initiated. Since we still can have but one branch instruction in the matrix at a time no Branch column on the Destination matrix is needed though the equivalent may be needed by the replenishing mechanism. The Branch bit on the Busy Vector is needed to inhibit the matrix replenishing hardware.

In the case of the sequential control the point was made that preference should be given to branch instructions. Here, because one can say that each functional unit is looking for work, no special priority need be given to a branch instruction.




Fig. 5. Example of Multiple Instructions per Cycle Initiation--Cycle 1.




Fig. 6.

à

6. Example of Multiple Instructions per Cycle Initiation--Cycle 2.

If more than one functional unit of a given type exists but each has its own busses then it is necessary to add a bit to the busy vector corresponding to the new functional unit. No additional columns are added to the Destination Matrix.

In the discussions above it has been tacitly assumed that the functional units were completely passive since the scheduler dispenses operands to the functional units for execution. If instead one takes the approach that the functional units are active, and that the sequencing matrixes are used by the functional units to provide the necessary interlock information then the handling of multiple functional units of a given type is perhaps easier to envision. The functional unit then executes the uppermost instruction that has a one in the column of the Destination Matrix corresponding to the functional unit and has its registers free. With multiple functional units the individual functional units must in addition check the status of all life functional units.

If the number of instructions that can be initiated per cycle is restricted by the number of busses, i.e., one has fewer busses than functional units or rows in the sequencing matrices, one can then take the approach that each instruction uses a functional unit called buss in addition to the functional unit explicitly requested by the instruction.

019

CONCLUSION

In this paper we have described a dynamic scheduling mechanism for providing a look-ahead capability which enables the execution • of instructions to be initiated out-of-sequence. In addition the mechanism is capable of controlling the simultaneous initiation of two or more instructions.

The generality of register and functional unit interlocking provided by the mechanism may well be in excess of what is necessary for a given computer design. The modifications to suit any particular design will usually be reasonably obvious and are beyond the scope of this paper.

.020

L.

- 1. G. M. Amdahl. Engineering Aspects of Large, High-Speed Computer Design; Part II--Logical Organization. Paper presented at the Office of Naval Research Symposium on High-Computer Hardware, November 17-18, 1964, Washington D. C.
- T. C. Chen. The Overlap Design of the IBM System/360 Model 92 Central Processing Unit. AFIPS Conference Proceedings Vol. 25, Part 2. 1964 Spring Joint Computer Conference. Spartan Books, Washington D. C. (1964) pp. 73-80.
- 3. J. E. Thornton. Parallel Operation in the Control Data 6600. AFIPS Conference Proceedings Vol. 25, Part 2 Spring Joint Computer Conference. Spartan Books, Washington D. C. (1964) pp. 33-40.

021

IBN CONFIDENTIAL

· · · ·

MEMORANDUM TO:

SUBJECT:

•

• • • • •

LC/DP/RR:kp

cc: Architectural Distribution List

ADVANCED COMPUTING SYSTEMS SAN JOSE March 15, 1966

File

ACS Simulation Technique

D. P. Rozenberg

L. Conway

R. H. Riekert

INTRODUCTION

A brief description of computer simulation of physical systems in general and the features of current simulation languages is given.

A technique is then described for simulation using FORTRAN IV, which maintains the essential features of current simulation languages with a great improvement in run times and core requirements.

This technique may be useful in the production of very large simulation programs where run times and core requirements are such that programming in existing simulation languages may not be feasible.

023

SYSTEM SIMULATION

Assume that it is of interest to study the behavior of complex systems or automata. If the level of complexity is such that the number of states of the system and the possible sequences of states is very large, then a logical approach to such a study is to simulate the system using a digital computer.

Physical systems are usually described in terms of laws or logical rules relating causes and effects; i.e., a given state together with inputs to the system causes or determines the state (or the probability of selecting the state) at some future time. The "behavior" of the system is thus the sequence of states of the system during the passage of time, in response to a specific input sequence.

A computer simulation thus consists of identifying variables which determine the states of a system and the rules for future state selection (the cause and effect relation) and implementing this model with a computer program. Thus it is possible to artificially experiment with the system, and to study the sequence of states for chosen sequences of inputs, with time as an independent variable of the simulation.

In simulating a system it is necessary to perform a computation only at those times when a state or an input has changed since it is only at such times that a future change of state can be caused. It is therefore not necessary to examine the system at regular clocked intervals. Indeed, this may be vastly more efficient, than examining a system at clocked intervals of simulated time if the time interval between changes of state varies over a wide range of values.

Thus it is found that digital simulation languages may provide the programmer with utility routines for (1) providing a means of causing at future times those effects determined by past and present system states and inputs, and (11) advancing time, as an independent variable of the simulation, to the next scheduled effect (change of state) or to the next change of the input sequence, and (111) passing control to that subroutine which simulates the effect and which itself may cause future effects. Perhaps the best known simulation languages of this type are SIMSCRIPT and GPSS • These languages have in addition to the above features a number of utilities which (1) ease the specification of variables and events, (2) ease the writing of the simulation model description, and (3) simplify the production of output routines.

> L. Conway Archives

-1-

For many purposes these additional utilities are not essential. Indeed, they may cost a high overhead in terms of core space and running time.

. GPSS has eased the writing of the simulation to the point where one often cannot specify sufficiently complex tests for branching. Thus, it does not document well a complex description. SIMSCRIPT is sufficiently general but a high cost is extracted in storage and running time because it attempts to simplify the handling of variables.

So, to have a powerful simulation language or technique without all the unnecessary utility features of existing languages, it was decided to write utility routines to perform the basic simulation requirements. A decision had to be made on the language in which to write the simulator utilities routines and also the simulated system description.

If it is important to use the program listings as documentation of the model, a high level language may be necessary. Otherwise, an assembly language might give slight time and storage advantages. In either case, it is desirable to use a common language which runs under a reasonably powerful operating system.

Since in most detailed simulations, the exact model description and documentation can only reside in the simulation program listings, a high level language was chosen as the basic language.

Thus, the utility routines described in the following sections and the model descriptions are all written in FORTRAN IV which is a common high level language running under IBSYS. IBSYS is an operating system which is sufficiently powerful so as to be a valuable aid in running and debugging programs.

025

THE FORTRAN IV SIMULATION ROUTINES

A general description of the simulation utility routine written in FORTRAN IV follows.

The central idea in the operation of the simulation program is the ordered placement of event notices into a calender of future events as the related cause statements are encountered. The calender is ordered according to increasing time of occurrence. When an event terminates (i.e., the event subroutine terminates), the ordering of the calender indicates the most imminent event and its scheduled time of occurrence. Thus time can be advanced to that scheduled time and the appropriate event subroutine can be called.

A set of arrays, located in blank common, comprise the calender. An event notice consists of one element from each array with the same index. Each notice contains linking information, the scheduled time of occurrence, an indication of the event routine to be called, and three parameters, to be used by the event routine. An event notice will be said to occupy a row of the calender.

During the execution of an event routine, conditions may call for the causing of an event. This is implemented by calling utility subroutine CAUSE with the parameter set: Name of event routine being caused, the time at which the event is to occur, and zero to three parameters to be passed to the event routine. The utility subroutine CAUSE will place in the calender the appropriate event notice. An event may cause any number of events including itself to occur at a future time.

After completion of an event routine, control is returned to routine MAIN. MAIN then calls the utility TSTEP which extracts the next most imminent event from the calender, sets simulated time to the scheduled time of that event, and transfers control to the appropriate event routine. Upon completion of one event routine, control is passed to next most eminent event routine which will then have the capacity for causing additional events.

In some instances it is desirable to cancel an event which may have been scheduled for the future. To accomplish this a utility subroutine REMOVE is included. It is called with the name of the event to be canceled as a parameter and its function is to search the calender for the first instance of an event notice having the name of the event to be canceled. That event notice is then removed.

The routine package for any given simulation would contain MAIN, CAUSE, REMOVE, and TSTEP plus all of the event subroutines necessary for specifying the model being simulated. CAUSE, REMOVE, and TSTEP are all utility subroutines which are invariant from one simulation to another. MAIN varies from one simulation to another only in that

026



it is desirable to have MAIN contain common statements which include all the systems variables and initializations of system variables.

Included in COMMON are the special variables and the system • variables. The special variables include the calender arrays; TIMEthe current value of simulated time; IPAR 1, IPAR 2, and IPAR 3 the parameters associated with the current event;

and ISL and ITL - pointers utilized in the calender manipulation. The system variables are those variables in terms of which the programmer describes his simulation model.

The calender consists of six single indexed arrays which are indexed by the same pointer. Thus the calender will be referred to as though it were a two dimensional array with six columns. Column 1 contains linkage for the ordering of event notices. Column 2 contains the time of occurrence while Column 3 contains the reference to the event routine. The remaining columns contain parameters to be passed to the event routine; associated with the event are two pointers - ITL which specifies the next most imminent event and ISL which specifies the row to be filled by the next call of subroutine CAUSE.

As part of the initialization in MAIN, the linkage in the calender is set up. The first row is linked to the second, the second to the third, and so forth. The link in the last row is set to zero to indicate the end of the chain. The first row of the calender is set to indicate an event with a very large value of scheduled time. (This simplifies the calender searching in CAUSE. Finally, ITL is set to 1 and ISL is set to 2.

To schedule an event (i.e., place an event notice in the calender) the time of occurrence, the event routine reference, and the three input parameters are stored in positions 2 through 6 of the row indexed by ISL. Following this, ISL is set equal to the value of the link in the same row. Next, column 2, the time of occurrences, is searched beginning with the row designated by ITL in the order given in column 1, the linkage column. The object of that search is to find an event row k with a time of occurrence which is greater than the occurrence time of the event being scheduled. When such a row is found, the links are adjusted to schedule the new event ahead of the event in row k. The initial event in row 1 guarantees that we find a row k.

Whenever TSTEP is called, position 2 is stored in the COMMON variable TIME, and positions 4, 5, and 6 are stored variables IPAR 1, IPAR 2, and IPAR 3. In addition, the old value of position 1 goes into ITL, the old value of ITL goes into ISL, and the old value of ISL goes into position 1. Finally, the event routine reference is used to call the appropriate event.

An example will now be given to illustrate calender manipulation. O27 Assume that the calender is in the state given in figure 1.

L. Conway Archives

-4-

•	•	Calender					
Index	Link	Time	Event Reference	Par 1	Par 2	Par 3	
1	0	10 ³⁰		•			
2	4	1.0	Event 1				
3	6	2.0	Event 17				
4	3	1.5	Event 3				
5	1	4.0	Event 9			•	
6	5	3.0	Event 5		•		
7	8						
8	9						
9	10						

З.

)

-

ISL=7, ITL=2

FIGURE 1

Assume that the next encountered utility call is

- -- -CALL (EVENT 12, 3.25, 0, 0, 0). CAUSE

The result is shown is figure 2.


Index	Link	Time	Event Reference	<u>Par 1</u>	Par 2	<u>Par 3</u>
1	0	10 ³⁰				
2	4	1.0	Event 1			
3	6	2.0	Event 17	-		
4	3	1.5	Event 3			•
5	1	4.0	Event 9	•		
6	7	3.0	Event 5			
7	5	3.25	Event 12			
8	9		-			
9	10					
• .						

. ...

ITL=2, ISL=8

FIGURE 2

69



· If the next encountered utility call is:

CALL TSTEP


HHH

The result is given in figure 3.

Ī	ndex	Link	Time	Event Ref	erence	<u>Par 1</u>	<u>Par 2</u>	Par 3
•	1	0	10 ³⁰					
	2	8						
(3	6	2.0	Event	17	· .		
	4	3	1.5	Event	3			
	5	1	4.0	Event	9		•	
	6	7	3.0	Event	5			
	7	5	3.25	Event	12		•	
	8	9		,				
	9	10		-				

ITL=4, ISL=2

FIGURE 3



The final subject of this section is the transfer of control to the intended event subroutine when the statement CALL TSTEP is encountered in MAIN. Two satisfactory methods have been used. The first method utilizes FORTRAN IV in a perfectly straight forward manner and is the method to be described in this report. The other method (Method 2) has the advantage of being simpler and easier to use than Method 1, but has the disadvantage of depending on specific characteristics of the IBM 7090/94 IBSYS compiler.

In using Method 1 a variable in a block of named common is defined for each event routine. This variable is the event reference mentioned earlier and is thought of as the event name while the event subroutine name consists of the same FORTRAN N symbol prefixed with an X. For example, a particular simulation model might consist of the following five events. The corresponding subroutine names are also given below.

Event Names	Subroutine Names
MOVE	X MOVE
GENER	X GENER (A)
DELAY	X DELAY
PROC	X PROC (X,Y,Z)
FINIS	X FINIS

Further, it is required that the event names be assigned unique integer values from 1 thru N where N is the number of events. The initialization of event names may be done in routine MAIN.

The organization of MAIN could be as follows:

COMMON 11 COMMON /NAMES/ MOVE, GENER, DELAY, PROC, FINIS


INTEGER, GENER, DELAY, PROC, FINIS

SYSTEM INITIATION STATEMENTS

C CALENDER INITIALIZATION STATEMENTS

MOVE = 1GENER = 2 -DELAY = 3 PROC = 4 FINIS = 5

С



PLACE INITIAL EVENT NOTICE CALL CAUSE (MOVE, 1.0, 0, 0, 0)

- 1000 CALL TSTEP (NEVENT) GO TO (1, 2, 3, 4, 5), NEVENT
 - 1 CALL X MOVE GO TO 1000

С

- 2 CALL X GENER (IPAR 1) GO TO 1000
- 3 CALL X DELAY GO TO 1000
- 4 CALL X PROC (IPAR 1, IPAR 2, IPAR 3) GO TO 1000
- 5 CALL X FINIS GO TO 1000
 - END

Thus TSTEP returns as the event reference the event number defined in the initialization of event names. The event number is then used to branch to the statement which calls the intended event subroutine.

-6-


Method 2 requires less bookkeeping on the part of the programmer. The event subroutine names are the same as the event name and are not included in COMMON. Further, the statements for entering the event subroutines are unchanged from one simulation to another as contrasted to Deck MAIN of Method 1 which must be modified whenever an event is added or deleted. However, one special variable MYSELF is located in COMMON. Its use will be developed later.

Referring to the above example, assume that it is desirable to have event MOVE cause event DELAY T units of time in the future. Subroutine MOVE will contain the two following statements:

Subroutine MOVE

EXTERNAL DELAY

CALL CAUSE (DELAY, TIME + T, 0, 0, 0)



RETURN

When subroutine CAUSE is entered the address associated with the parameter DELAY is the address of the entry point in subroutine DELAY. Therefore, what gets stored in column 3 of the calender is the first executable instruction in subroutine DELAY. Thus, the event references mentioned above are the first instructions of the event subroutines. As will be apparent below, this Method 2 mechanism works because the first instruction of a subroutine is always a transfer to the prolog of the subroutine.

In deck MAIN, the subroutine selection statements are:

1000 MYSELF = NEVENT (ITL) CALL TSTEP (MYSELF) GO TO 1000

When statement 1000 has been executed MYSELF contains the first instruction of the event routine to be entered. Following that, subroutine TSTEP is called with the address of MYSELF as the parameter address.

The form of TSTEP is:

SUBROUTINE TSTEP (DUMMY)

IPAR 1 = IPAR 2 = IPAR 3 =

CALL DUMMY (IPAR 1, IPAR 2, IPAR 3)

RETURN

END

The address of DUMMY is, remember, the address of MYSELF. The CALL DUMMY is translated into the following instructions:

TSX MYSELF, 4 TXI 3 PZE PZE IPAR 1 PZE IPAR 2 PZE IPAR 3

L. Co**nway** Archives The TSX MYSELF, 4 instruction causes the control to transfer to a location in COMMON with linkage established in index register 4. As mentioned above the first instruction of a FORTRAN IV subroutine compiled by IBSYS is always of the form:

TRA Prolog

Therefore, after the TSX transfers control to the location of MYSELF, the value of MYSELF transfers contol to the prologs of the desired event without modifying the return or parameter linkage. This is precisely the desired transfer.

The variable MYSELF serves one other important function. Because FORTRAN does not allow a routine to contain an EXTERNAL statement which contains the name of that routine, event routine MOVE cannot contain a statement of the form:

CALL CAUSE (MOVE, . . .).

However, the desired effect will be obtained using:

CALL CAUSE (MYSELF, . . .).

The complete listings of the utilities routines required for both Method 1 and Method 2 are given in the appendices.


034 L. Conway Archives

EXAMPLE

An example will now be described which illustrates the details of implementation of a system simulation in FORTRAN IV.

The system under study will be a simple computer memory queue. Suppose a computer has several independent memory boxes. We may thus queue up memory requests and each computer cycle examine the queue and the memory boxes to see if there is a request on the queue for some non-busy box. A simulation will enable us to experimentally determine such things as average time on queue, average queue length, etc., as a function of request generation rate, number of memory boxes, and the memory cycle time.

The system may be roughly described as consisting of three parts, as in the following diagram:



The generation of memory requests will be artificially modeled by forming either no request or one request per computer cycle, according to some probability, with the box number of the request chosen at random. A generated request will be placed on the queue, if there is space for it. Every cycle, the queue will be scanned for the first request for a free memory box. If one is found it will then cause the memory box to be set busy for the cycle time.

A detailed description of the simulation now follows, with the FORTRAN IV event subroutines separately listed and described.

GENER

The simulation of the generation of requests is performed by GENER, a routine which first causes itself one cycle later and thus runs every cycle. GENER causes a request to be generated if a random number, uniformly distributed between 0 and 1, is found to be less than the specified probability of generating one request in a cycle. If the request is to be generated, a random number is then used to select a memory box for the request. If there is room on the queue, the request is caused to arrive at the queue.8 units of time later, at the "end" of the machine cycle. The listing of GENER follows.

L. Conway Archives

SUBROUT	CIV	ΙE	XGENER	
COMMON	_	_	-	

GENERATE MEMORY REQUEST С

```
CALL CAUSE (GENER, TIME + 1.0)
CALL RANDOM (R)
IF (R.GT. PROB1) RETURN
CALL RANDOM (R)
BOXNO = (R * FLOAT (NBOX)) + 1.0
IF (QMPNT.EQ.NQM) RETURN
INUMB = INUMB + 1
CALL CAUSE (QBUSY, TIME + .8, BOXNO, INUMB)
RETURN
END
```

QBUSY

- C

The event routine QBUSY simulates the arrival of a request on the queue. This is done by incrementing the queue input pointer QMPNT, and placing the instruction number and memory box number into the queue array QM.

\$IBFTC QBUSY

```
SUBROUTINE XQBUSY (BOXNO, INSTR)
COMMON
PLACE REQUEST ON QUEUE
QMPNT = QMPNT + 1
QM (QMPNT, 1) = INSTR
```

QM (QMPNT, 2) = BOXNO

RETURN

END

OMCON

The simulation of the control of the queue is performed by QMCON. This event first causes itself to run again one cycle later. Then a scan pointer QMSCAN is initialized to one. The queue entry indicated by QMSCAN is then examined to see

036 L. Conway Archives

if the indicated memory box is busy. If it is, the scan pointer is advanced and the next entry similarly examined. If the box is not busy, the memory request is issued by causing the events MBUSY and QUEMP at .8 units of time later (at the "end" of the cycle), and by causing the event MCYCC at a time .8 + CYCT later.

\$IBFTC QMCON

SUBROUTINE XOMCON

COMMON

- C QUEUE CONTROL, SCAN QUEUE AND
- C SEND OUT MEMORY REQUEST, IF POSSIBLE

CALL CAUSE (QMCON, TIME + 1.0)

QMSCAN = 1

10 IF (QMSCAN, GT, QMPNT) RETURN

BOXNO = QM(QMSCAN, 2)

INSTR = QM(QMSCAN, 1)

IF (MEMBSY (BOXNO).EQ. 1) GO TO 20

CALL CAUSE (MBUSY, TIME + .8, BOXNO, INSTR)

CALL CAUSE (QUEMP, TIME + .8, QMSCAN)

CALL CAUSE (MCYCC, TIME + .8 + CYCT, BOXNO) RETURN

20 QMSCAN = QMSCAN + 1

IF (QMSCAN.GT.NQM) RETURN

GO TO 10

END

MBUSY.

This event sets the indicated memory box busy by placing INSTR into position BOXNO the array MEMBSY.

SIBFTC MBUSY

SUBROUTINE XMBUSY (BOXNO, INSTR)

037 L. Conway Archives

COMMON

PLACE REQUEST INSTR IN MEMORY BOXNO

MEMBSY (BOXNC) = INSTR

RETURN

END

QUEMP

С

This event removes the indicated entry from the queue, "moves up" any following entries, and decrements the input pointer.

\$IBFTC QUEMP

SUBROUTINE XQUEMP (QMSCAN)

COMMON

C REMOVE REQUEST AT QMSCAN FROM QUEUE

J = NQM - L

DO 9 L = 1, 10

DO 7 K = QMSCAN, J

7 QM(K,L) = QM(K + 1, L)

9 QM (NQM,L) = 0

QMPNT = QMPNT - 1

RETURN

END

MCYCC

Ĩ

This event simulates the completion of the memory cycle by resetting the memory busy indicator of the specified memory box.

\$ IBFTC MCYCC

SUBROUTINE XMCYCC (BOXNO)

COMMON

AT MEMORY CYCLE COMPLETION, FREE BOX

MEMBSY (BOXNO) = 0

RETURN

038 L. Conway Archives

END

STATS

 Included in the list of events is one called STATS which is an output routine. STATS causes itself one cycle later, and outputsthe current system status. The run stops if a specified value of simulated time MAXT is exceeded.

-13-

SIBFTC STATS

SUBROUTINE XSTATS

COMMON

C STATS IS THE OUTPUT ROUTINE

CALL CAUSE (STATS, TIME + 1.0)

COLLECT AND OUTPUT SYSTEM STATUS

IF (TIME .GE.MAXT) STOP

RETURN

END

RANDOM

Random is a random number generator. The statement CALL RANDOM(R) returns R to the calling routine a value between 0 and 1 with uniform distribution.

CAUSE

CAUSE is one of the simulation utility subroutines previously specified in this report. It is called to place an event into the calender.

TSTEP

TSTEP is one of the simulation utility subroutines previously specified in this report. It is called from MAIN to advance simulated time to that of the next event in time, and get the parameters and number of that event.

MAIN

MAIN is the first entered and "main" routine of the simulation program and performs a number of functions. First it initializes the common variables to zero. Then the run parameters are read into the appropriate common variables. The calender is then initialized with the proper linkage and starting events are placed into the calender with CAUSE statements. Following and

ci':59-

L. Conway Archives including the statement number 1000 in MAIN are the instruction necessary to cycle thru the events in the calender.

Assume that the following COMMON and specification statements • are included in every routine described, and indicated by the statement: COMMON

COMMON TIME, IPAR 1, IPAR 2, IPAR 3, ID, ISL, ITL,

- 1 LINK (200), CTIME (200), NEVENT (200), KOLI (200),
- 2 KOL2 (200), KOL3 (200), NBOX, NQM, CYCT; MAXT,

3 PROB1, QM (32,2), MEMBSY(64), QMPNT, INUMB INTEGER QM, QMPNT

REAL MAXT

COMMON / NAMES / GENER, QBUSY, QMCON, MBUSY

1 QUEMP, MCYCC, STATS

INTEGER GENER, QBUSY, QMCON, QUEMP, STATS

The listing of MAIN follows.

\$IBFTC MAIN

COMMON

EQUIVALENCE (COM(1), TIME), (X, CTIMEC(1))

C MAIN INITIALIZES COMMON TO ZEROES, READS IN

C SYSTEM PARAMETERS, SETS UP THE CALENDER, INITIALIZES

- C THE EVENT VALUES, PLACES STARTING EVENTS INTO THE
- C CALENDER AND THEN CONTROLS THE SEQUENCING OF EVENTS DO 101 I = 1,3000

101 COM(I) = 0

. READ PROB1, CYCT, NOM, NBOX, MAXT

TIME = 0.0

DO 92 ITL = 2,199


92 LINK (ITL) = ITL + 1

ISL = 2

ITL = 1

X = 1.0E30

GENER = 1



	4
•	QBUSY = 2
	$_{\rm QMCON} = 3$
•	MBUSY = 4
-	QUEMP = 5
	MCYCC = 6
	STATS = 7
•	CALL CAUSE (STATS, TIME + 1.0)
	CALL CAUSE (QMCON, TIME + 1.1)
	CALL CAUSE (GENER, TIME + 1.1)
1000	CALL TSTEP (EVENT)
	GO TO (1, 2, 3, 4, 5, 6, 7), EV
1	CALL GENER
.	GO TO 1000
2	CALL XQBUSY (IPAR 1, IPAR 2)
	GO TO 1000
3	CALL XQMCON
	GO TO 1000
. 4	CALL XMBUSY (IPAR 1, IPAR 2)
	GO TO 1000
5	CALL XQUEMP (IPAR 1)
•	GO TO 1000
6	CALL XMCYCC (IPAR 1)
	GO TO 1000
7	CALL XSTATS
	GO TO 1000
-	END

)


3

L. Conway Archives

EVENT

REFERENCES


- 1. K. Blake and G. Gordon, "Systems Simulation with Digital Computers," <u>IBM Systems Journal</u>, Vol. 3, No. 1, 14 (1964).
- 2. R. Efron and G. Gordon, "A General Purpose Digital Simulator and Examples of its Application: Part I Description of the Simulator, "<u>IBM Systems Journal</u>, Vol. 3, No. 1, 22 (1964).
- 3. "General Purpose Systems Simulator II," Form B20-6346-1, International Business Machines Corporation.
- B. Dimsdale and H. M. Markowitz, "A Description of the SIMSCRIPT Language," <u>IBM Systems Journal</u>, Vol. 3, No. 1, 57 (1964).
- 5. H. M. Markowitz, B. Hausner, and H. W. Karr, "SIMSCRIPT, A Simulation Programming Language," The RAND Corporation, 1963, Prentice-Hall, Inc., Englewood Cliffs, New Jersey.



Appendix A

Listings of utility routines for Method 1

ţ.



·						×
•	CAUSE	- EFN SO	URCE STATEM	ENT - IF	N(S) -	03/18/66
S. 19	- 1TI I	AR1. IPAR2. IPA	R3,ID,ISL,I (200),KOL1(S ONTO CALE FIRST EVEN	200),KOL2(NDAR T IN CALEM		200)
C 10 10	NEXT=ITL	UNTIL GIVEN T				CALENDAR
20 C	IF (T .GT. CTI ID=ISL ISL=LINK(ISL) LINK(ID)=NEXT SËE I	ME(NEXT)) GO F THIS EVENT		FIRST ON	THE LIST	
	<pre>IF (NEXT.EQ. I LINK(LAST)=ID CTIME (ID)=T NEVENT(ID)=IEV KOL1(ID)=IP1 KOL2(ID)=IP2 KOL3(ID)=IP3</pre>					•
) 40	RETURN ITL=ID GD TO 30 END			•	•	
						- · · · ·
						-
		· · · · ·				· · · · · · · · · · · · · · · · · · ·
	-					044
						Archives

•				· .		
	RENOVE	- EFN	SOURCE S	STATEMENT	- IFN(S)	- 03/18/66
·	SUBROUTINE R COMMON TIME, XLINK(200),CT INTEGER EVEN NEXT=ITL	IPAR1,IPAR2, IME(200),NEV	IPAR3, ID	ISL, ITL,	,KOL2(200),	KOL3(200)
	IF(NEVENT(IT) NEXT=NEXT NEXT=LINK(NE IF(NEXT.EQ.0 IF(NEVENT(NE	XT) .) GO TO 30				
_C		FOUND EVENT NEXT)				
C 20	LINK(NEXT) = I ISL=NEXT RETURN EVE CONTINUE STIME=CTIME(2)	SL	IN LIST		· · · · · · · · · · · · · · · · · · ·	
)	I=KOL1(NEXT) J=KOL2(NEXT) K=KOL3(NEXT) ITL=LINK(ITL LINK(NEXT)=I ISL=NEXT RETURN					•
C 30		NT NOT PRESE	NT			• • • • • • • • • • • • • • • • • • •
	RETURN END			· · ·		•
	•					· · · · · ·
)	-					CH 5-
						Archives

	TSTEP	- EFN	SOURCE	STATEMENT	– IF	N(S) -	03/18/6
C . C . C	DMNON TIME INK(200),C SUE IT	TSTEP(IEVEN ,IPAR1,IPAR TIME(200),NI BRDUTINE TO L_IS_LOCATI(2, IPAR3, ID EVENT(200) STEP EVEN DN OF FIRS	•KOL1(200 TS IN CAL T_EVENT_I),KOL2(ENDAR N CALEN	DAR	3(200)
	D = ITL FL = LINK(ID) INK(ID) = ISL SL = ID IME = CTIME()	L [D]	IN OF FIRS	I AVAIL R	.UW IN C		-
	PAR1=KOL1() PAR2=KOL2() PAR3=KOL3() EVENT=NEVEN ETURN ND	ID) ID)	-			•	··
	•	•				-	•
· .			<u></u> .		•	· •	· · · · · · · · · · · · · · · · · · ·
			••••••••••••••••••••••••••••••••••••••				
					•		•
-							· · · ·
-	-			•		-	046 L. Conway

·

Appendix B

Listings of utility routines for Method 2

1

L. Conway Archives

Lho

در ب			•	;
•			• ····	• • • • • • • • • • • • • • • • • • •
	CAUSE - EFN SCURCE STATEMENT - IFN	(S) —	· · · · ·	03/18/66
0				
	SUBROUTINE CAUSE (IEV, T, IP1, IP2, IP3)			
·· ·	COMMON TIME, IPAR1, IPAR2, IPAR3, ID, MYSELF, ISL, ITL, XLINK(2CO), CTIME(200), NEVENT(200), KOL1(200), KOL2(20		(200)	· · · · ·
C	• _ CAUSE ENTERS EVENTS ONTO CALENDAR		(200)	
C C	ITL IS LOCATION OF FIRST EVENT IN CALENDA - ISL IS LOCATION OF FIRST AVAIL ROW IN CAL		•	
•	NEXT=ITL	LENLAK		
С	GO TO 20 10 LOOP UNTIL GIVEN TIME IS LESS THAN NEXT O			
v	10 LAST=NEXT	ENTRY IN	CALENDA	R
	NFXT=LINK(NEXT)			
	20 IF (T .GT. CTIME(NEXT)) GO TO 10 ID=ISL			
		•		s mangar s
С	LINK(ID)=NEXT SEE IF THIS EVENT WILL BE THE FIRST ON TH	IF 1 TCT		
	IF (NEXT-EQ. ITL)GO TO 40			
	LINK(LAST)=ID 30 CTIME (ID)=T		- 	·····
	NEVENT(ID)=IEV			• • •
	KOL1(ID)=IP1 KOL2(ID)=IP2		•	
	KOL3(ID) = IP3			
	RETURN 40 ITL=1D			
<u>)</u>				
-	END	٠		
				• •
				•
				•
•			•	•
		•		
		· · · · · · · · · · · · · · · · · · ·		
		•	•·•···	••• ••••
			• •	ی در در معتقد کار می این این در معتقد کار م
	•			
••				
		•		
7		- 	- 048	
<u> </u>		• •	L. Cor Arch	way l
		1 4 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	د این کاری ری <mark>ست</mark> در درگ ادر در	
			1	1.67

REMOVE


SOURCE STATEMENT EFN IFN(S) -

	SUBROUTINE REMOVE (EVENT, STIME, I, J,K)
	COMMON TIME, IPARI, IPAR2, IPAR3, ID, MYSELF, ISL, ITL,
	LINK(200), CTIME(200), NEVENT(200), KOL1(200), KOL2(200), KOL3(200) INTEGER EVENT
	NEXT=ITL
-	IF (NEVENT(ITL).EQ.EVENT) GO TO 20
U	LAST=NEXT

-	10 LAST=NEXT				
	NEXT=LINK(NEXT)				· · · ·
4	IF(NEXT.EQ.0) GO TO 30				
	IF(NEVENT(NEXT).NE.EVENT) GO TO 10			• •	
C	WE FOUND EVENT	•			
	STIME=CTIME(NEXT)				
	I=KUL1(NEXT)				
	J=KUL2(NEXT)		•		·· ·•
	K=KOL3(NEXT)				
	LINK(LAST) = LINK(NEXT)				
	LINK(NEXT)=ISL				
	ISL=NEXT			· · · · · · · · · · · · · · · · · · ·	<u> </u>
	RETURN				
С	EVENT IS FIRST IN LIST				
	20 CONTINUE				
	STIME=CTIME(NEXT)	· ·		•	
•	I=KOLI(NEXT)				
-	J=KOL2(VEXT)	·····			
	K=KOL3(NEXT)	•			
	ITL=LINK(ITL)				
مختب	LINK(NEXT)=ISL		•		
	ISL=NEXT			•	
	RETURN				
C	EVENT NOT PRESENT	• • • • • • • • • • • • • • • • • • • •			
	30 CONTINUE				
	STIME=TIME			•	•
	I = 0				
	J=0				
	K=0				•
	RETURN				

. .

END



-- - -

... 03/18/60

• •

یں م ۹ ت		······································	
•	TSTEP - FFN SCURCE ST	ATEMENI - IFN(S) -	03/18/6
с. с.	SUBROUTINE TSTEP(DUMMY) COMMON TIME, IPAR1, IPAR2, IPAR3, ID, M XLINK(200), CTIME(200), NEVENT(200), K SUBRDUTINE TO STEP EVENTS ITL IS LOCATION OF FIRST ISL IS LOCATION OF FIRST	OLI(200),KOL2(200),KOL3(200) IN CALENDAR EVENT IN CALENDAR	
	ID=ITL ITL=LINK(ID) LINK(ID)=ISL ISL=ID TIME=CTIME(ID) IPAR1=KOL1(ID)	•	· .
	IPAR2=KOL2(ID) IPAR3=KOL3(ID) CALL DUMMY(IPAR1,IPAR2,IPAR3) RETURN END	•	
	••	•	
	•	•	· · · · · · ·
			• •
•			······································
	-		way
•		L-Arch	VOS 1

Date: May 1, 1967 From (location Advanced Computing Systems S. mail address): Menlo Park, California (x. & Bidg.: 985 Telephone Ext.: 275

subject: Dual Arithmetic on ACS-1

Reference: S.J.C.C., 1967 and our recent conversation

To: Dr. J. E. Bertram

One of the more formidable features of the ILLIAC IV is dual arithmetic, where a pair of floating point numbers are made to interact with another pair, yielding a pair of independent results:

$$\begin{pmatrix} A_1 \\ A_2 \end{pmatrix} \begin{pmatrix} \phi \\ \phi \end{pmatrix} \begin{pmatrix} B_1 \\ B_2 \end{pmatrix} \twoheadrightarrow \begin{pmatrix} C_1 \\ C_2 \end{pmatrix} \equiv \begin{pmatrix} A_1 & \phi & B_1 \\ A_2 & \phi & B_2 \end{pmatrix}$$

The scheme is useful on the ILLIAC IV for the following reasons:

1. The 64-bit word length is adequate for a pair of hex-floating numbers, each with 8-bit exponent and 24-bit hex-fraction.

- 2. Significant time savings can be achieved in the PE by using the already-wide data paths for dual arithmetic. There may be an extra shift cost of 2 cycles per instruction comparing with single 64-bit operations, this extra cost is something like 33% on floating adds (8 cycles rather than a possible 6) and may be more than offset in multiplies because of the shorter fractions.
- 3. For usual partial differential equations even 16 fraction bits may be adequate because of the sizable discretizing error. Parts of computation which call for longer lengths can be localized without serious effort.
- 4. Many problems do exhibit low-order parallelism exploitable by this feature. This even includes Monte Carlo computations, where the precision demand is low; radar signal analysis, and pattern analysis in general. Where parallelism is lacking, the two components in the packed word can be detached for individual attention at low timing cost.

051 L. Conway Archives Dr. J. E. Bertram May 1, 1967 Page 2

3.

Dual Arithmetic on ACS-1

With the dual arithmetic feature, the ILLIAC IV PE can claim to be an 8-MIPS machine. Their weather program (NCAR model) by the full 4-QUAD machine is said to achieve 600 x 6600, with upper and lower hemispheres treated "dually".


The proper way to counteract this claim is to install dual arithmetic ourselves. There are several difficulties:

- 1. The 48-bit word length is not adequate for an independent pair of floating point numbers each with 12-bit exponent. The fraction would have only 12 bits, small even by the most optimistic advocates of short precision arithmetic.
- 2. Unless one performs at a rate of <u>two</u> operations per cycle, the saving in time is <u>invisible</u>. The shifting cost would be a major handicap.
- 3. Excessive hardware to achieve dual arithmetic is more likely on a pipeline machine, where the "fixed-time duration" requirement is compounded by a "uniform flush rate" requirement.

4. The operation code repertoire is already near the 256 "limit".

I would like to advocate a limited form of dual arithmetic in which one exponent is shared by two fractions. This "block-normalization" philosophy is quite acceptable for partial differential equations and matrix computations (Cf. discussions in an earlier memo to file, "Mixed floating add operations" by T. C. Chen, dated March 14, 1967). The following advantages of the new dual arithmetic are apparent, many are unique to the block normalizing format.

- 1. Parallel comparison shifting with one single shifter.
- 2. Parallel add with one 48-bit adder (with, however, added extra sign detection, overflow detection, and perhaps extra partial recomplementation features).
 - Parallel post-shifting (normalizing usually just one of the fractions).



Dr. J. E. Bertram May 1, 1967 Page 3

Dual Arithmetic on ACS-1

4. Parallel multiply (with added hardware blocking of carries).

5. Only one exponent handling mechanism is needed.

6. TWO OPERATIONS PER CYCLE PER UNIT.

(It is suspected that the ILLIAC IV dual operations will turn out to be "block normalized" also, to reduce the circuit count.)

There are still some problems. With exponent unaltered, the fraction length is only 17 bits + sign, adequate only for very limited computations such as the weather problem and radar signal analysis. A better deal might be the format

 $S_1 \in F_1; S_2 F_2$ or $S_1 \in F_1; F_2 S_2$

with

1 bit for S_1 , 8 bits for E, (7090 size!) 19 bits for F_1 ; 1 bit for S_2 , 19 bits for F_2 ;

which will have roughly the same fraction capacity as the hex-fraction of 24 bits.

There ought to be a reasonably full dual-instruction set, including packing and unpacking (but perhaps no pipelined divide). I feel dual arithmetic to be more useful than double multiply and double divide, and am again advocating their removal to make room for the dual instructions.

Tien Chi Chen

053

L. Conway

Archives

TCC:va cc: Dr. G. M. Amdahl Mr. G. F. Nielsen Mr. R. E. Pickett

Dr. H. Schorr Dr. E. H. Sussenguth SADL

May 12, 1967 Advanced Computing Systems Menlo Park 986/031

054

L. Conway Archives

Subject:

To:

Date:

ABIdg.:

From (location S. ma'' address):

Telephone Ext.:

Architecturally Critical Paths in the MPM

Reference:

Dr. H. Schorr

Attached is a list of critical timing paths within the MPM from an architectural point of view. Degradation in any of these paths would have a major detrimental effect on overall MPM performance. By overall is meant a global effect, rather than a local effect such as slippage in divider performance. Of the twelve points noted, those involving the contender stacks and interlocking are by far the most critical.

E. H. Sussenguth

EHS:slb

cc: SADL

Effective	address	path:	(7	cycle y	path)

ea generation (three input add)	1 .
bus to BLCU	1/2
BLCU interference resolution	1
storage delay including bussing	3
BLCU decision per tag entry	1
bus to MPM	1/2
internal MPM bus to functional unit	-72

Π.

I.

- By-pass from functional unit output to input (0 cycle path)
 - 1. Full bypassing is eminently desirable.
 - 2. If specialized bypassing is necessary the following groupings are the most important:

add to add add to mpy mpy to add mpy to mpy add to cmp mpy to cmp

mixed mpy to d. p. add d. p. add to d. p. add

integer add (with respect to carry register)

shift to shift shift to logic logic to shift logic to logic shift to cmp logic to cmp

index add to ea add index add to cmp

cmp to branch/skip control

III. A-unit interlock control

When an instruction satisfies its interlock constraints, it must be logically removed from contention so that other instructions dependent on it (because of destination-source interlocks or bus conflict interlocks, for example) can start execution on the next cycle.



IV. X-unit interlock control

When an X-contender stack position is vacated, it is refilled with another instruction so that the new instruction can be interlocked and vacated on the next cycle.

The X-unit register data is bussed to the functional units simultaneously with the interlock determination. If the interlocks fail, the functional unit action is logically stopped in such a way that it can restart on the next cycle. (In particular, a unit with a pipeline rate of 2 or more, must not be "busy" working on the illegitimate data.)

V. Instruction start-up path (3 cycle path in X-unit)

Storage bus to IB's	0 (bypass to dispatcher?)
IB to dispatch register	1
Dispatch to contender	1
Contender to functional unit	1 (2 in A-unit)

VL Effective branch address path

The worst case timing situation occurs when an EXIT has been detected (in the X-dispatch registers) and the BRANCH instruction has not been executed (is in the X-contender stack).

The computation path is:

interlock tests on BRANCH	cycle 1
compute eba, successful/unsuccessful	cycle 2
test top DO table entry:	5
if DO entry is correct:	
next instructions to dispatchers	cycle 3
if DO entry is incorrect:	
correct DO table	cycle 3
next instructions to dispatchers	cycle 4

VII. DO Table alteration

On each cycle both A- and X-pointers can be moved, an old entry be deleted, and a new entry be accepted.

L. Conway Archives

056

VIII. DO table control of instruction flow

The table entries indicate the number of cycles required to validate DO table entries and permit movement of new instructions to dispatch registers.

	if top DO entry is		correct	in	correct
if required instructions in		IB	IB	storage	
unsuccessful branch exit successful branch exit			1	2 2	1 + access
no exit (normal sequence)			1	ے 2*	1 + access 1 + access*

*pathological case (hence unimportant)

IX. Next-fetch mechanism

On each cycle the next-fetch mechanism must search IB addresses, send an address to BLCU, search PSC registers, increment its contents by 8, and accept an override signal from the branch control.

X. Computation dependent SKIPs

The following sequence of instructions illustrates the problem

 $A^{3} \leftarrow any A$ instruction $C_{2} \leftarrow A^{3} \ge A^{10}$ SKIP if C_{2} or C_{30} * any A instruction

The data/control sequence is

end of computation (A-unit)cycle 1result to compare unit (A-unit)cycle 2compare result to condition bitcycle 3condition bits to skip test unitcycle 3compute skip condition (X-unit)skip condition to A-unit interlocksstart bussing on NOP the *-ed op (A-unit)cycle 4

Cle 4 057 L. Conway Archives

The sequence noted (A-unit compare, SKIP, * on A-op) is probably the worst case as the path involves A-to-X and X-to-A communication and is a relatively frequent occurrence in code. The dual sequences are:

(X-cmp, SK, * on A):	X-unit skew should alleviate this
(X-cmp, SK, * on X):	no inter-unit paths (but important in X-unit)
(A-cmp, SK, * on X):	one inter-unit path, of less program- ming significance

XI. Computation dependent branches

A discussion similar to VIII obtains. An illustrative sequence is:

 $A^{3} \leftarrow any A$ instruction $C_{2} \leftarrow A^{3} \ge A^{10}$ BRANCH if C_{2} or C_{30} EXIT

XII. Functional unit performance

The current performance of the functional units are noted below

Floating point, 48-bit	ADD	3/1 and $4/1$	
	MPY	3/1	
	DIV	10/7 or 10/8	
—	CMP	1/1	
Floating point, 96-bit	ADD	4/1	
	MPY	5/3	
	DIV	17/14	
	CMP	1/1 (maybe $2/1$)	
Floating point, mixed	MPY	3/1	
	DIV	10/7	
Integer	ADD	2/1	
	MPY	4/2	
Index integers	ADD	1/1	
	MPY	4/2 (improve to 3	(/1)
	DIV	13 max, 8 avg (in	
	CMP	1/1	
Shift, logic, moves			_
(A and X)	•	1/1	058
			L. Conway

Lochive

Date: From (location U.S. r " address): & Bidg.: Telephone Ext.: August 25, 1967 Advanced Computing Systems Menlo Park 986/031 ACS AP #67-115

0

IBM

MPM Timing Simulation

Reference:

Subject:

- 1. ACS AP #66-022, ACS Simulation Technique
- 2. ACS-1 MPM Instruction Manual
- 3. ACS AP #67-068, MPM-Instruction Sequencing

To:


File

L. Conway

L. Conway


LC:slb

cc: SADL



CONTENTS

Introduction		0-1
The Unroller	7	1-1
The Timing Simulator		2-1
Current Job Running Procedures		3-1
Table of Implemented Instructions		4-1
Planned Modifications		5-1



INTRODUCTION


This memo describes the programs which perform MPM timing simulation. It is primarily a "users manual" for these programs.

Two programs, the Unroller and the Timing Simulator, are run consecutively in order to time the MPM's execution of a user's input program.

The Unroller program accepts an ACS assembly language program and control information concerning branch and skip execution, and "unrolls" the program to produce a trace of the instructions executed by the MPM when running the program. The trace is the sequence of instructions along with their addresses, register fields, and certain other information.

The Timing Simulator then operates on the trace of instructions executed by the MPM and produces timing charts indicating the timing of the activities initiated by these instructions in the various hardware components of the MPM.

The following diagram illustrates the functions and relationships of these two programs.




In the following sections of the memo, these programs are separately described with examples given illustrating preparation of input and interpretation of output.

The job running procedures for using the programs is described, and the MPM ops currently implemented in the Timing Simulator are listed.

Since the programs are currently undergoing changes, the current and planned changes are described to assist users in their planning.

Criticisms and suggestions from potential users are welcome and will be helpful in making the Timing Simulator useful to ACS.



THE UNROLLER PROGRAM (Prog. by J. Novicki, CSC)

The Unroller program produces the input trace to the Timing Simulator -from an ACS assembly code program plus control information.

In the past an Execution Simulator, which performed a detailed simulation of the execution of an input program, was used to generate the instruction trace. It was found to be inconvenient to use an execution simulator for this purpose because that requires the accurate programming of all the tests and computations which determine the desired path of execution through the program. It often proved to be difficult and time consuming to write a correctly executing program even though the path to be followed was easily described.

The Unroller program was written to solve this problem. Given an ACS assembly language program, explicit indicators are placed on the branch and skip instructions of the program to determine the path of instruction execution. For example a branch op might be followed by (3 BEGIN, *) to indicate that the first three times the branch is executed it is successful with the branch being to the instruction labelled BEGIN, and the fourth time the branch is executed it is unsuccessful.

This program and control information is processed by the Unroller to yield the trace of instructions executed, which may then be used as input to the Timing Simulator.

Input Language, Card Input Format

Input cards may contain a label, an op code and operands. The Branch and Skip instructions may contain additional control information. A free form format is used with no fixed starting columns for each of these fields but with certain delimiter restrictions. An asterisk in column 1 indicates a comment card.

Label: A label can be up to 8 characters maximum and must start with one of the characters A through Z or \$. A label can contain no imbeded blanks and must be terminated by a delimiting colon.

Op Code: An op code can be up to 6 characters long with no embedded blanks. It may be immediately followed by an asterisk to indicate the skip flag. At least one blank column must be between the op code and its operand fields.

062

Operands: The operand fields can contain information for the i, j, k, and h fields of the instruction. Two fields must be separated by a comma and a missing field will be indicated by two consecutive commas. The first blank column terminates the operand fields. The i, j, and -k fields may be one of the following formats:

where "L" is the letter A for Arithmetic Register or the letter X for Index Register or the letter C for Condition Register or the letter S for Special Register. "dd" is a decimal number from 00 to 31 (leading 0 may be omitted). The h field may contain a symbolic label or a decimal number (up to 5 digits).

Branch Parameters: A string of control parameters may be listed after a branch instruction to determine the path of instruction sequencing. The parameters indicate if the branch is successful or unsuccessful for each time it is executed. The branch parameter information must begin with a left parenthesis and end with a right parenthesis and contains no imbedded blanks. Two parameters in the list must be separated by a comma. The parameter format is:

- (i) dL for a successful branch
- (ii) d* for an unsuccessful branch

where d is an optional digit indicating the number of times the branch is successful or unsuccessful, L is the symbolic label of the instruction branched to, and * is an indicator for an unsuccessful branch. For example, if we have the instruction

BEQ C1, C2, X4 (3ABC, *, XY)

the program would be expanded to reflect the branch execution as follows:

- (i) first three executions of branch are successful and branch is to instruction labelled ABC
- (ii) fourth execution of branch is unsuccessful
- (iii) fifth execution of branch is successful to XY

Skip Parameters: A string of control parameters may be listed after a skip instruction to determine the effect of that instruction on the sequence of skip states. The parameters indicate whether the skip is taken or not taken each time it is executed. The parameter string

has the same format as the branch parameter string with any dummy label serving to indicate that the skip is taken, an * indicating the skip is not taken. For example, if we have

SKØR C1, C2 (2*, LABEL, *)

the Unroller would set the skip state in the trace to reflect the execution of the skip as follows:

- (i) first two times skip is executed it is not taken
- (ii) third time skip is executed it is taken

(iii) fourth time skip is executed it is not taken

Output of Unroller

Corresponding to the sequence of execution of the instructions of the input program the Unroller produces the standard input trace for the Timing Simulator: a card deck which is described in detail in Section 2. One card is produced for each instruction executed. The card contains the op, i, j, k, h fields, branch and skip states, instruction and data reference addresses and certain other fields.

The Unroller also lists the input program and output trace. Certain diagnostic messages may be listed:

- (i) Too many input cards (300 maximum)
- (ii) Operand Field error
- (iii) Error on following card (i. e. label information error)
- (iv) Op code on next card not implemented

Example: On the following page are the listings of a simple input program deck and the trace deck produced by the Unroller from that input deck. Note that the branch parameter list specifies branch successful two times then branch unsuccessful. Thus we make 3 passes through the loop. The branch and skip states in the trace (see trace format Section 2) reflect the branch and skip execution. Note: the OP "STOP" terminates unrolling, and the pseudo op "END" marks the end of the unroller input deck.

064

		•		· .			· · · · · · · · · · · · · · · · · · ·
			·				
EXAM	PLE: UNRO	LLER INPUT	DECK				
<u> </u>					<u></u>		
LOOP	CGEX BAND	2,4,3 2,2,0,0	(2L00P,	*)	•		
	CGEN	1,1,2	122001 9				
· · · · ·	AXK	3,3,0,1				<u> </u>	
	AN LA	1,1,8 8,0,0,100	0				
	AN	2,2,9	<u> </u>		<u>\$1. ***</u>		
· · · · · · · · · · · · · · · · · · ·	LA	9,0,0,200					
	SKOR MN*	1,1 1,1,2	(*,2DUM	MY)			
÷	EXIT				<u></u>		
	STA	1,0,0,100	0			·	
•	STOP END						
				CV			
CORR	ESPONDING	UNROLLER O	UIPUI DE	$\frac{1}{1}$			
							•
	0 CGEX	02 04 03	00000	000	00000	1	<u>87 1</u> 139 2
· ·	1 BAND 3 CGEN	02 02 00 01 01 02	00000 00000	100 100	00000 00000	2 4	79 1
	4 AXK	03 03 00	00000	100	00000	6	76 2
<u></u>	6 AN	01 01 08	00000	100	00000	7	166 1
	7 LA 9 AN	08 00 00 02 02 09	01000 00000	100 100	01000 00000	9 10	72 1661
	10 LA	09 00 00	02000	100	02000	12	7 2
	12 SKOR	01 01 00	00000	100	00000	13	1501
	13 MN*	01 01 02 00 00 00	00000 00000	101 100	00000 00000	14 0	178 1 199 1
	14 EXIT 0 CGEX	02 04 03	00000	000	00000	1	87 1
	1 BAND	02 02 00	00000	100	00000	3	139 2
	3 CGEN	01 01 02 03 03 00	00000 00000	100	00000	4	79 1 76 2
	4 AXK 6 AN	01 01 08	00000	<u> 100 </u> 100	00000	<u> </u>	166 1
·	7 LA	08 00 00	01000	100	01000	9	7 2
	9 AN 10 LA	02 02 09 09 00 00	00000 02000	100 100	00000 02000.	10 12	166 1 7 2
	10 LA 12 SKOR	01 01 00	00000	100	02000	13	150 1
	13 MN*	01 01 02	00000	111	00000	14	178 1
	14 EXIT O CGEX	00 00 00 02 04 03	00000 00000	110 010	00000	0 1	199 1 87 1
·	1 BAND	02 02 03	00000	010	00000	3	139 2
	3 CGEN	01 01 02	00000	010_	00000	4	79 1
•	4 AXK	03 03 00 01 01 08	00000 00000	010	00000 00000	· 6 7	76 2 166 1
• • • • • • • • • • • • • • • • • • •	6 AN 7 LA	01 01 08	01000	<u>010</u> 010	<u>01000</u>	9	$\begin{array}{rrr} 166 & 1 \\ \hline 7 & 2 \end{array}$
	9 AN	02 02 09	00000	010	00000	10	166 1
	10 LA	09 00 00	02000 -	010	02000	12	7 2
former and the second se	12 SKOR 13 MN*	01 01 00 01 02	00000	010 011	00000	<u>13</u> 14	<u>150 1</u> 178 1
a series a series and a series of the series	<u>14 EXIT</u>	00 00 00	00000	010	00000	15_	199 1
<u></u>	15 STA	01 00 00	01000	010	01000	17	9 2
• •••	- · · ·					· · ·	999 065
						•	L. Conway
•		(· · · · · · · · · · · · · · · · · · ·		- gitte			Archives

THE TIMING SIMULATOR (Prog. by L. Conway, J. F. Parsons)

For the purpose of MPM hardware or program evaluation we may need detailed timing of the execution of a program by the MPM. The MPM is sufficiently complex that hand-timing of all but trivial programs is a very tedious process. The Timing Simulator is a program written to perform this timing by simulating in complete detail the hardware controls of the MPM.

The Timing Simulator is written in FORTRAN IV (H) and runs on a S/360 under OS, requiring an H level machine. The simulation technique is similar to SIMSCRIPT but uses simpler utility routines which are written in FORTRAN. Reference 1 provides a complete description of the simulation technique.


The level of hardware modelling performed by the Timer is best described as being an "architectural" level. Individual hardware triggers are included when they serve an individual control function, but buses, registers, etc., are modelled as logical entities rather than simulated to the bit level. Thus the timer does not model the detailed engineering implementation of the MPM. It does model all control algorithms in all sections of the MPM, to accurately simulate the timing of instruction execution by the MPM.

The Timer currently operates on a MOD 75 at a rate of approximately 10 simulated machine cycles per second. Typical programs are thus simulated at a rate of 20 inst./sec.

A detailed description of either the Timing Simulator program or the MPM model simulated is beyond the scope of this memo. Users may assume that the program reflects the latest specification of the MPM. This model is documented at an architectural level in Reference 3 and other similar references soon to be issued. Those who are familiar with the hardware design of the MPM and have specific questions about the details of the simulation model should contact the author.

The remainder of this section on the Timer is concerned with the practical problems of preparing input and interpreting the output timing charts.

The input to the timer is a "trace" of the instructions actually executed by the program to be timed. The trace consists of the sequence of instructions executed along with certain control information. This input is prepared by running an ACS assembly code program through the Unroller program (see Section 1).



Certain job controlling cards including a specification of the hardware parameters for the run are added to the trace deck to form the input deck.

The output of the Timer is a series of timing charts which illustrate the activities initiated by the instructions of the input program trace in the various hardware components of the MPM as a function of time.

A detailed description of the input and output formats and output interpretation is given on the following pages. Examples are given which follow the paths of individual instructions through the various sections of the MPM as a function of time.

Timing Simulator Input Preparation

Input Trace Cards: The Unroller program is used to produce the input trace card decks for the Timing Simulator. An ACS assembly code program is run on the Unroller and a trace deck is produced as output. Refer to Section 1 for information on this program. The trace deck produced by the Unroller is an instruction by instruction record of those instructions actually executed by the program to be timed. Each instruction of the trace is present on a separate card. The format of these cards is specified in Fig. 2-1.


Timer Input Deck Format: Each program to be timed is formed into one deck beginning with a machine parameter card, followed by the trace cards for the program, and ending with a card containing 999 in cols 55, 56, 57 (a "ST \mathcal{O} P" card). A number of such input decks may be stacked and timed during one execution of the Timer. An example of this stacked job deck structure is illustrated in Fig. 2-2.

Parameter Card: The first card of each input program deck is a parameter card which specifies certain MPM hardware parameter values and certain parameters for the running of the job (maximum simulated time, etc.). These parameters are the following:

JOBNAME: Up to six characters identifying program

NABUF, NATEST, NAGQ: The number of A Buffers, the number tested each cycle for OP issuance, the maximum number of OP which may be issued for execution each cycle from the A Buffers (A Contending Stack).

NXBUF, NXTEST, NXGQ: Similarly for X unit Contending Stack.



NQBUF, NQTEST, NQGØ: Similarly for Data Memory Queue.

NBØX: Number of memory boms.

NBBUF, NSBUF: Number of Exit History Table positions, number of Skip Table positions.

NØDØT: Number of DØ Table positions.

NØPSC: Number of PSC registers.

NDBUS: Number of Dispatcher Buses.

NADSP: Maximum number of OPS which may be dispatched to the A Buffer per cycle.

NXDSP: Similarly for X dispatching.

- MXTIME: Run control parameter. Maximum simulated time allowed for run (in machine cycles). Run terminated if this time is exceeded.
- MEMDLY: Memory Delay Time. See example of arithmetic load G7 on page 2-13 for exact definition.
- ØUTLVL: One of four output levels may be chosen. Level 0 is most detailed, Level 3 is least detailed (and fastest cunning). Level 1 is normally used and is level shown in the examples at the end of this section.

FSTADD: Starting address of the input program.

Fig. 2-3 specifies the format of the parameter card. Minimum, typical, and maximum values of the parameters are given. The TYP values represent the "most likely" values of the hardware parameters.


There are other machine parameters not controlled by the parameter card which may be easily varied by changing certain initialization tables in the Timer. An example of this is the busing and facility characteristics in the A and X execution units. These structures are listed in the output for each run (see output portion of this section). If changes in these machine parameters are desired for a particular timing study, contact the author.

Figure 2-1. Timer Input Track Card Format

-		9.0
1.	Instruction Address	2-6
2.	Op Code Mnemonic (left justified)	8-14
3.	I (Dec)	16-17
4.	J (Dec)	19-20
5.	K (Dec)	22- 23
6.	H (Dec)	26-30
7.	Branch Successful bit. Indicates result of	3 5
	branch op. Applies from and including branch	
	op to and including EXIT op.	
8.	Skip Flagged ops bit. Indicates skip state.	3 6
	Applies to op after skip to and including	
	next skip	
9.	Skip Flag	37
10.	Effective address accessed (LOAD/STORE)	41-45
11.	Address of next instruction to be executed	48-52
12.	Numeric Op Code	55-57
13.	Long $Op = 2$, Short $Op = 1$	60

Figure 2-2. Timer Input Deck Format

Example: Two PROGRAMS PRØG1 and TEST to be timed:



069 L. Co**nway** Arc**nives**

COLS

. .	•		×	
PARAMETER	MIN	TYP	MAX	COLS
JØBNAME				1-6
NABUF	1 .	8	12	9-10
NATEST	. 1	8	NABUF	11-12
NAGØ	1	3	ः 3	13-14
NXBUF	1	3.	12	15-16
NXTEST	1	3	NXBUF	17-18
NXGØ	1	3	3	19-20
NQBUF	1	8	16	21-22
NQTEST	1	8	16	23-24
NQGØ	1	2	NBØX	25-26
NBØX	1	8	16	27-28
NBBUF	1	3	8	29-30
NSBUF		4	8	31-32
NØDØT	1	6	16	33-34
NØPSC	0	8	8.	35-36
NDBUS	1	2	2	37-38
NADSP	1	. 4	NABUF	39-40
NXDSP	1	-3	NXBŲF	.41-42
•				
MXTIME		300.0		60-66 (F7.1)
MEMDLY	2.0	5.0		68-71 (F4.1)
ØUTLVL	0	1	3	73-74
FSTADD	0	0		76-80

Figure 2-3. The Parameter Card Format

٩.

Timing Simulator Output Interpretation

For each input job, a deck headed by a parameter card and terminated by a 999 card, an output listing is produced of the following form:

- (i) The first page lists the job name and all parameters of the run including the busing and facility structure.
- (ii) This is followed by a listing of those input trace instructions operated upon by the MPM during the first 100 simulated cycles of time.
- (iii) This is followed by a listing of timing charts indicating the activities initiated by those instructions of (ii) during the first 100 simulated cycles.
- (iv) Items (ii) and (iii) are repeated for successive 100 cycle periods till the run stops or is terminated by MXTIME.

Page (example)	*	
	011110	PARAMETERS OF RUN
· ·		
· · · · · · · · · · · · · · · · · · ·	//////	INPUT PROGRAM TRACE INSTRUCTIONS
		OPERATED ON BY MPM IN FIRST 100 CYCLES
- . 3		
4		
		TIMING CHARTS FOR FIRST 100 CYCLES
- 5		
• •		
	MANN.	
7	11111	TRACE INSTRUCTIONS, NEXT 100 CYCLES
		071
		L. Conway
		Archives

Figure 2-4. Overall Form of Output Listings

We will now examine the general characteristics of these three components of the output. A sample output listing is included at the end of the section for reference while studying these general descriptions.

Some specific examples will then be developed which illustrate the progression of instruction activity through the different sections of the MPM. These examples are referenced by markers on the sample output listings.

Parameters of Run: This page lists the job name, date and time of run, and the MPM hardware parameters for the run. Many of these parameters are those specified on the input parameter card, described earlier in this section. The A and X unit busing and facility structures are printed for reference in a table with the following entries:

- 1. The abbreviated name of the facility (FA1 = floating adder 1).
- 2. The Rep Time of the facility the number of cycles an operation keeps the facility busy.
- 3. The Delay Time of the facility the number of cycles the facility requires to perform operation.
- 4. INBUS the numbers assigned indicate which facilities share a common inbus.
- 5. BOX the numbers assigned show which facilities share circuitry and cannot be simultaneously busy.
- 6. OUTBUS the numbers indicate which facilities share a common outbus.

Input Program Trace: For each block of 100 cycles of simulated time the Timer prints the instructions of the input trace which have been operated upon by the MPM during that time. This is used to reference the timing charts for that period of time. The input program trace printed is a copy of the input cards with five fields added:

- (i) Time markers are placed indicating the time (approx.) that the instruction entered an IB.
- (ii)
- A letter is assigned to each instruction by decoding the instruction address MOD 26. This letter is then used as the marker for that instruction in the timing charts.


072 L. Conway Archives

(v)

(iii), (iv) Bits are set indicating whether the op is to be dispatched to the A unit, X unit or both.

The number of the IB into which the instruction was fetched. This along with (i) will locate the instruction marker's first appearance on the timing charts (in a dispatch register).

The Timing Charts: A set of timing charts are produced for each 100 cycle period of simulated time. The general form of these charts is as follows:



The time axis has markers every cycle and number indicating 10, $20, \ldots, 90$ cycle points in the 100 cycle period. The time of the period is listed at the top of the page (ex.: SIMULATED TIME = 300 TO 399).

The machine facilities included in the timing charts are identified as follows:

- DSPX1, DSPX2, DSPA1, DSPA2: These are the dispatch registers X1, X2, A1, A2. The IB number and DO table entry are listed which correspond to the contents of the dispatch register. The eight 24-bit instruction fields are shown for each register with markers indicating which instructions of the input trace are currently present.
- BRANCH CONTROLS: These are hardware triggers controlling the branching process. ER1, ER2, ER3, BE1, BE2, BE3, ET1, ET2, ET3 are the exit resolved, branch executed, and exit taken entries in the Exit History Table (EHT). BRXP, BRAP are the X and A pointers to the EHT. The description of the other listed controls is beyond the scope of this introductory memo.

SKIP CONTROLS: Skip state triggers with SKXP, SKAP, the X and A unit pointers to the triggers.

- A BUFFER, X BUFFER: These are the A and X unit contender stacks where ops are tested for interlocks before issuance to the functional units. This is the point where ops may be issued out of order if the appropriate interlocks are satisfied. The instruction occupancy of the buffer positions is indicated by markers.
- A FACILITIES, X FACILITIES: These are the various functional units such as adders, multipliers, shifters, logic units, etc.

The instruction markers are placed in a facility position for that period of time during which the instruction actually has the facility busy for interlocking purposes. Note that an op keeps a facility busy for a number of cycles equal to the REP TIME of that facility.

- MEMORY QUEUE (D): The data memory queue. This is the queue which holds data loads and stores after issuance from the contender stacks and before issuance to memory. This queue roughly approximates the timing effects of the BLCU with no paging activity. If appropriate interlocks are satisfied the requests may go out of order. An instruction is indicated by its marker.
- MEMORY QUEUE (I): Instruction fetch memory queue. This queue holds the instruction fetch requests prior to issuance to memory. The markers are the IB destination number of the fetch. Four markers are placed corresponding to the four pieces of one request. When all have been issued a new set may enter.
- MEMORY: Here we can observe the relative timing of loads, stores and instruction fetches as their markers indicate busy memory BOMS. The marker for an instruction is placed on the second of the two cycles that the op is activating the BOM--noting that the memory BOM REP TIME is one cycle.
- A REGS BUSY: When an OP is issued from the A contender stack to a functional unit, the A destination register of the OP is marked busy with the OP marker. This is used to interlock the issuance of other OPS in the contender stack (which use that destination register) until the result arrives at the register (or is available for bypassing to the input of another facility).

.

2 - 9



- ABU REGS BUSY: The A Back-Up Registers are the destination registers for A loads and X to A moves (instructions issued from the X unit contender stack). At the time of issuance the op marker is placed in the ABU REGS BUSY position corresponding to the op destination and remains till the load or move is completed.
- X REGS BUSY: The busy bits for the X Registers, similar to the A REGS BUSY described above.

5

Example of Timing Simulator Output


At the end of this section is a copy of the output listing for a typical run of the Timing Simulator. The parameter page is followed by 3 pages listing the input trace for the first 100 cycle period of time. Then 4 pages are listed containing the timing charts for the first 100 cycles.

The program being timed is a version of Crout Reduction. In this case the MPM is active for only 58 simulated machine cycles--a starting transient is followed by three passes through the inner loop of the program.

The interpretation of the timing charts can be somewhat complex. In this memo only a few simple illustrative examples are given which follow the paths of certain instructions of the sample program through the various sections of the machine.

A thorough knowledge of the MPM hardware controls and considerable practice are necessary for a complete interpretation of the timing charts. However, certain subsets of the charts may be studied with a detailed knowledge of only that section of the MPM. For example, someone interested in compiler scheduling of instructions could focus his attention on the performance of his input programs in the A and X BUFFERS and A and X FACILITIES, observing the effects of various schedulings on the timing through these units. A knowledge of the interlocking rules of the contender stacks and of the busing and facility structure would be sufficient to get a start at this.

Certain simple observations may yield useful measures of MPM performance on the input program. The overall time of the run is easily determined. It is given as the upper time limit on the last set of pages listing timing charts for the run. In our example this overall run time is 58 cycles. Another measure which is often useful is the time taken to execute a program loop. If the input program is of the type



which repetitively executes a loop, the loop pattern will be obvious in the A and X FACILITY busy markers on the timing charts. This is because a given op has the same marker symbol each time the loop is executed (the marker is determined by the instruction address). Thus the loop time is found by measuring from marker to similar marker in the A FACILITIES for example. In our sample output we find that the MPM executes the program loop 3 times in the FLOATING MULTIPLIER between cycle 33 and cycle 52. The pattern has not yet settled down to a repetitive one in the example, but the loop time is seen to be approximately 8 cycles.

Some detailed examples follow. Refer to the sample listings at the end of this section.

<u>Instruction Fetching</u>: At time = 1 an instruction fetch request to fill IB(1) has been placed on the MEMORY QUEUE (I). It is issued to MEMORY in the next cycle and (after some busing time) we observe at time = 4 that MEMORY BOMS 1, 2, 3, 4 are busy servicing this request. The fetched instruction is then bused to IB(1) (not indicated in output). At time = 8 we observe that DSPX1 and DSPA1 have been loaded from IB(1). The instructions which were fetched are seen to be A, C, E, G, which are X OPS and in DSPX1, and G which is an A OP and in DSPA1.

Notice that instruction fetching occurs up to time = 33. After this time the loop has been contained in the IB's and no further instruction fetching is required to run the problem.

<u>Multiply Instruction E37</u>: At time = 37 we find the instruction MN 13, 5, 6, which is marked by an "E", in the instruction trace section of the output.

Let us follow the activity of this instruction through the MPM. We observe from the trace that E was fetched into IB(8). At time = 38 we notice that IB(8) \rightarrow DSPA2 and we find E in DSPA2(1). At time = 38 only two positions are free in the A BUFFER so the OPS X and Y in DSPA1 move to the A BUFFER at time = 39 but E remains in the dispatchers, moving up to DSPA1(1).

At time = 39, the A BUFFER has two free positions so at time = 40 instruction E along with F are bused to the A BUFFER. We find E in A BUFFER (4) at a time = 40.

Now at time = 40 another multiply instruction, P, is present in the A BUFFER and ahead of E. This multiply, interlocking E, is issued the next cycle while E remains present at time = 41 in A BUFFER (3). At this time there are no ops ahead of it in the buffer which interlock it so it is issued for execution and is not present in A BUFFER at time = 42. Notice that A REG BUSY (13) goes on with the marker E at time = 42 to interlock any OPS following E which use A REG (13) as a source or destination.

The multiplier FM under A FACILITIES is found busy with E at cycle time = 43 (one cycle of busing required from A BUFFER to A FACILITIES). Then at time = 44 the A REG BUSY (13) is no longer marked by E indicating that the result of E will be available (for bypassing) at the output of the multiplier at cycle time = 46. Note that the delay time of the FM is 3 cycles, the multiply E taking cycles 43, 44, 45, with the result actually back at register 13 at cycle 47. But the multiplier is only "busy" with E for one cycle (the REP TIME of FM) so the multiplier could handle a new op every cycle. The timing of the busing and multiplication are illustrated in Fig. 2-5, for the specific example instruction E37.




Figure 2-5. Timing of Example Instruction E37

<u>Arithmetic Load Instruction G7</u>: At time = 7 we find the instruction LAT 9, 0, 31, 136 which is marked by a "G", in the instruction trace section of the output. We observe from the trace that G was fetched into IB(1). It is both an AOP and an XOP and will be dispatched to both units.

At time = 8, we observe from the timing charts that $IB(1) \rightarrow DSPX1$, $IB(1) \rightarrow DSPA1$. At that time G is present in DSPX1(7), DSPX1(8), and in DSPA1(7), DSPA1(8). G is a long OP and takes two of the 24-bit positions in the dispatchers.


Let us follow the A unit activity of G first. We note that at time = 8
G is the first AOP to enter the dispatchers and thus it is bused to the A BUFFER the next cycle. At time = 9 we find G in A BUFFER (1). This part of G is a "replace" operation and is issued the next cycle, causing A REG BUSY (9) (the destination of the load) to be marked busy with a G at time = 10. This sets the "front" register busy waiting for the "back-up" register to be loaded by the X-unit.

Now let us follow the X unit activity of G. Since three other X OPS precede G in DSPX1 at time = 8, and at most 3 ops may be dispatched to the X BUFFER per cycle, G remains in DSPX1 at time = 9. At time = 10 it is bused to X BUFFER (2), for it is the next op to be dispatched to the X BUFFER and both A and C leave the X BUFFER at time = 10 allowing G to enter.

We now find that G remains in the X BUFFER through time = 16. This is because it uses X REG (31) as an index and X REG (31) is busy through time = 15 waiting for a load to arrive.

At time = 16 G finally satisfies the contender stack interlocks and at time = 17 its execution is initiated by (i) starting effective address computation in X FACILITY EA1, (ii) placing an entry in the MEMORY QUEUE (D), (iii) marking the ABU REG BUSY (9) with G. The queue entry waits on the queue another cycle for the effective address to arrive, and then is issued to memory. We note that at time = 21, MEMORY (1) is marked busy with G, and at time = 23 the busy bits on ABU (9) and A(9) are turned off indicating that the load has arrived at ABU (9) and then moved immediately to the waiting A(9).

The detailed timing of this memory activity is illustrated in Fig. 2-6.






Figure 2-6. Timing of Memory Activity of Example G7

•							•		•
•	•	•	•	•		•		-	
		· ·	;						
	·			ACS-1	мрм	SIMU	ATIO	N PROGRAM	
			·						
· · ·	· .		-						
INPUT PREGRAM FOR		l = CR - f	= ç					•	
		•	-					<u></u>	
TIME/DATE OF RUN	= 4D/2CBI	-E C0671	1945						
					•				
	•						<u> </u>		
MACHINE PARAMETER	RS FOR TH	IS RUN -							
					c _ 2				nc - 1
NUMBER OF A BUFFI	EKS = 8							OF Q BUFFE	
NUMBER A OPS TES	TED = 8	NUMBI	ER X CPS	TESTE	D = 3	N	UMBER	Q OPS TEST	ED = 1
MAX A OPS ISS/CY	CLE = 3	MAX	X OPS IS	S/CYCL	E = 3	М	AX Q	DPS ISS/CYC	LE = 2
MINIMUM Q-MEM DE	LAY = 5.0							•	
	= 8								
NUMBER OF BOMS	-		<u> </u>	<u>.</u>					
NUMEER BRANCH RE	GS = 3	NUMBI	ER OF SK	IP REG	S = 4	S	IZE U	F DC TABLE	= (
INBER OF PSC RE	GS = 8								
NUMBER DISP BUSE	s = 2								•
MAX A OPS DSP/CY	C1E = 4	MAX	X OPS CS	P/CYCL	E = 4				
						<u> </u>			
		,	······································						
A FACILITIES	FA1 FA2	FM	FD IA	IM	10	<u> </u>	1	S	
			-					_	. <u></u>
REP TIME = DELAY TIME =		1 3	7 1 9 2		10 .15	1	1	$\begin{array}{c} 1 \\ 1 \end{array}$	
INBUS =	2 1	3	1 1 4 2		- 2 - 4	1 5	· 2 6	3 7	
BOX = OUTBUS =	$\frac{1}{2} \frac{2}{1}$	4	<u>4 2</u> 3 2		4	6	1	3	
		,							•
· • ·									
X FACILITIES	EA1 EA2	L	S M		XA	C			
REP TIME = DELAY TIME =		1			1	1		•	·· •• ·
BOX =	1 2	3	4 5	5	6	$\overline{7}$		<u></u>	
OUJBUS =	56	1	3 2	2	7	10		· · · · · · · · · · · · · · · · · · ·	
* <i>*</i>	·				-			080	
• · · · · · · · · · · · · · · · · · · ·	на н		·			· .		L. Conwa	v I
	· ·				•			Archives	
		······.						······································	· · · ·

	a a de una ada terra munda com			-		1						•		
· .							·					<u>.</u>		
TIME= 0.0)						· · · · · · · · · · · · · · · · · · ·	OPY OF	TRACE					
TIME= 1(/					$ \longrightarrow $				
TIME= 2.0			.62-								10X	IB [#]	È	
ME= 3.0			ARKER	_/-							-11-	<u> </u>		
ME= 4.0		Ł	<i>H</i> .								$\sim M_{\odot}$	Yob ,	\mathbf{N}	
TIME= 5.0 TIME= 6.0			/	<u>-</u>							/-		-\	
TIME= 7)	()	4	
	A	0	LX	1	0	0	135	000	135	2	2	210	1	
	C		LX	31	0	0	130	000	130	4	2	210	1	
	E	4	LX	30	· 0	0	128	000	128	6	2	210	1	
C	G	6	LAT	9	0	31	136	000	136	8	15	211	1	
TIME= 8.0	-			_	-	•	• • •		104	1.0	10		a .	
	I		LAT	7		30	136	000	136	$\frac{10}{12}$	<u>15</u> 15	211 211	2 .	<u> </u>
	K		LAT	5	0	31	196	000	196		15	211	2	•
	<u>M</u>		LAT	$\frac{1}{Z}$	<u>0</u> 0	0	132	000	<u>132</u> 126	14	$\frac{15}{15}$	211	<u>2</u> 2 ·	
TIME= 9.0	-	т.4	LAI	2	U	U	120		120		10	- 4 1	6	
A 1436 7.40	Q	16	LAT	3	0	30	196	000	196	18	15	211	3	
	S		MXK	1	ĭ	0	30	000	58	20	77	210	3	•
,		20	MXK	4		0	30	000	30	22	77	210	3	
	W		MXK	3	30	0	30	000	30	24	77	210	3	
TIME= 10.0	00						٠.							
	<u>.</u> Y		AXK	5	31	0	30	000	30	26	76	210	4	
	Α	26	LAT	8	0	4	78	000	78	28	15	211	4	
	<u>C</u>		LAT	4	0	4	80	000	80	30	<u>15</u> 76	211 210	4	_
TIAC	E	30	ΑΧΚ	2	30	0	30	000	30	32	10	210	4	
TIME= 11.0		22	LAT	10	0	3	78	000	78	34	15	211	5	
$\boldsymbol{\mathcal{C}}$	G H		LAT	6	0	3	8.0	000	80	36	15	211	5	
	ĸ		AXK	3	3	<u></u>	1	000		38	76	210	5	
	М		AXK	4	4	Õ	1	000	1	40	76	210	5	
TIME= 12.0								*****		`				
	Û	40		1	1	31	0	000	840	41	71	110	6	
	₽	41		11	9	10	a	OGO	0	42	178	101	6	
	Q		LAT	9	0		196	000	256	44	15	211	6	
	S		LAT	10	0 5	3 0	80 60	000	82 90	46 48	15 76	211 210	6 6	
TIME= 13.0	<u>U</u>	40	AXK	5	<u> </u>	0	<u> </u>	000	90	40	10	210	0	
TIME= 15.0							1							
₩ @ 41 \ 9	W	48	MN	12	7	8	0	000	0	49	178	101	7	
	X		LAT	<u> </u>	Ō	2	196	000	256	51	15	211	7	
· · · · · · · · · · · · · · · · · · ·	Z	51	LAT	8	Û	4	80	000	82	53	15	211	7	
	B		CGEX	1	1	5	0	0.00	930	54	87	110	7	
	C	54	BAND	1	1	0	41	100	881	56	139	210	1	
TIME= 15		E 4	MAI	- 10	Ľ	Ľ	0	100	90	57	178	101	8	
	E F	56 57	MN	13 5	5 0	6 5	0 136	100	90 316	59 -59	178	211	8	
	H ·				$-\overset{\circ}{}$	3	82	100	84	61	-15	211		
	J	61			12	2	0	100	30	62	166	101	8	
-	K		AN	$\overline{1}$	11	1	Q	100	840	63	166	101	8	
	L	63		14	3	. 4	O	100	. 2	64	178	101	8	
JIME= 16.									·		· · ·			
	M		LAT	3		2	256	100	316	66	15	211	9	
(internet)	0			4	0	4	82	100	84	68	15	211	9	
· · · · · · · · · · · · · · · · · · ·	Q.	68			.14	2	0	100	30	<u> </u>	166	101	9	
	R S	69 70		. 1	13 4	1 0	0	100 100	840 3	70 72	166 76	101 210	9	
TIME= 17.	-	10	AXK		4	U	۷	100	<u> </u>	4 C	10		281	
TIME= 18.0	,						-+						Conway	
TIME= 19.				·				<u> </u>					chives	
TIME= 20.		•									· .			<u> </u>

1 A11		•• •		-				
TIME= 22.00	-					•	·	•
.TIME= 23.00	•				·	-		•
TIME= 24.00 TIME= 25.00								
TIME = 20.00							C	82
TIME = 27.00				<u>_</u>	•	.,	L.C	Conway
/ ME= 28.00								chives
ME= 29.00	······································					·		Charles Constant and Constant
TIME= 30.00		•						
TIME= 31.00	•							
TIME= 32.00	70 4 4 4	2 2 0	2	100	3	74 76	210	A
U	- 72 AXK 74 AXK	3.30 220	· 2 60	100 100	<i>5</i> 90	76 76	210	A A
<u>п</u> Х	76 EXIT	$\begin{array}{c c} 2 & 2 \\ \hline 0 & 0 \\ \hline \end{array}$	0	1.00	0	41 199	111	A
p	41 MN	11 9 10	õ	000	õ	42 178	101	Â
TIME= 33.00							<u> </u>	
TIME= 34.00	-							
Q	42 LAT	905	196	000	376	44 15	211	6
<u> </u>	44 LAT	10 0 3	80	000	86	46 15	211	6
	46 AXK	5 5 0	60	000	150	48 76	210	6
TIME= 35.00	48 MN	12 7 8	0	000	0	49 178	101	7
M X	40 MN 49 LAT	7 0 2	196	000	376	51 15	211	7
X	51 LAT	8 0 4	80	000	86	53 15	211	7
8	53 CGEX	1 1 5	0	000	990	54 87	110	7
C	54 BAND	1 1 0	41	100	881	56 139	210	7
TIME= 36.00								<u>.</u>
TIME= 37.00			` .					
<u>(E</u>	56 MN	13 5 6		100	150	<u>57 178</u>	101	8
F	57 LAT	505	136	100	436	59 15	211	8
	59 LAT 61 AN	<u>6 0 3</u> 2 12 2	82	$\frac{100}{100}$	<u>88</u> 90	<u>61 15</u> 62 166	<u>211</u> 101	<u>8</u> 8
K	62 AN		ů.	100	840	63 166	101	3
<u> </u>	63 MN	14 3 4	0	100	6	64 178	101	8
TIME= 38.00								
М	64 LAT	3 0 2	256	100	436	66 15	211	9
0	66 LAT	4 0 4	82	100	88	68 15	211	9
Q	68 AN	2 14 2	0	100	90	69 166	101	9
<u>R</u>	69 AN 70 AXK	$\frac{1 13 1}{4 4 0}$	<u>.0</u> 2	$\frac{100}{100}$	<u>840</u> 5	$\begin{array}{rrr} 70 & 166 \\ \hline 72 & 76 \end{array}$	101 210	9 9
JINE= 39.00	IU AAK	440	2	100		12 10	210	3
TIME= 40.00								
U. U	72 AXK	3 3 0	2	100	5	74 76	210	Α
W	74 AXK	2 2 0	60	100	150	76 76	210	A
Y	76 EXIT	: 0 0 0	0	100	0	41 199	111	· A
	41 MN	1.1 9 10	0	000	0	42 178	101	A
$\frac{\text{TIME}= 41.00}{\text{TIME}= 42.00}$						· · · · · · · · · · · · · · · · · · ·		
TIME = 43.00								•
Q	42 LAT	9 0 5	196	000	496	44 15	211	6
- S	44 LAT	10 0 3	8.0	000	90	46 15	211	6
U	46 AXK	5 5 0	60	000	210	48 76	210	6
i	48 MN	12 7 8	Q	000	0	49 178	101	7
X	49 LAT	7 0 2	196	000	496	51 15	211	• 1
<u> </u>	51 LAT 53 CGEX	8 0 4 1 1 5	<u>0.8</u> Q	000	90 1050	53 15	211	7
B C	53 CGEX 54 BAND	1 1 5 1 1 0	41.	100	881	54 87 56 139	110 210	7
ME= 44.00	JA UNIU			100	001		<u>~10</u>	
_ Ε	56 MN	13 5 6	0	100	210	57 178	101	8
F	57 LAT	5 0 5	136	100	556	59 15	211	8
Н	59 LAT	603	82	160	92	61 15	211	8
ل .	61 AN	2 12 2	0	100	150	62 166	101	8
K	62 AN	1 11 1	0	100	840	63 166	101	8
	63 MN 1	14 3 4	0	100	10	64 178	101	8
TINE= 45 00								1 · · · · · ·

• M	64 LAT	302	256	100	556	66 15	2Ì1 9	- -
. 0	66 LAT	4 0 4	82 ·	100	92	68 15	<u>211 9</u> 101 9	
Q	68 AN	2 14 2 1 13 1	0	100 100	150 840	69 166 70 166	101 9 101 9	
<u>R</u> S	69 AN 70 AXK	4 4 0	. 2	100	7	72 76	210 9	
TIME= 46.00								
4E= 47.00							•	
TIME= 48.00 U	72 AXK	3 3 0	2	100	7	74 76		
W	74 AXK	220	60	100	<u>210</u> 0	76 76 41 199		
¥.	76 EXIT		0 0	000	0	0 999		
TIME= 49.00								
TIME= 50.00		•						
TIME= 51.00 TIME= 52.00					•			
TIME= 53.00								
TIME= 54.00		· · ·			• •			
TIME= 55.00 TIME= 56.00		• .	·				,	·
TIME= 57.00			· · · · · · · · · · · · · · · · · · ·					
TIME= 58.00 TIME= 59.00						·	·	
11416-09-00								
		-						
				· · · · · · · · · · · · · · · · · · ·				
-delenance								
·								· ··· ·
· · ·								
						······································		
			<u></u>			· · · · · · · · · · · · · · · · · · ·		
		•						
		· ·			<u>. 18.200.</u>			
	• •							
			<u>i</u>					
	~							
		(C)	·			·	-	
		<u> </u>						
			<u></u>					
	to the second							
Y		• .			· · · .			
		· · · · · · · · · · · · · · · · · · ·		·		•		
3						•	~	
5							083	· · · ·
5					•		L. Conway	
4							Archives	
2	•	•		· .				

		•	• •		•		-
• • •	SIMULATI	ED TIME =	<u>0 TŪ</u>	58	INPUT	PROGRAM =	CR-FS
	0	-+ <u>i</u>	-+2-	+	-34-		· · · · · · · · · · · · · · · · · · ·
DSPX1	IB				77789AA667779		
	00			<u>4555566</u> G	<u>1112344556662</u> U M		
	1 2	A A	Q		X U X M		
	. 3	C K	S A	<u>II Ç</u>		W Q X FOW	
	. 4	СК	SA	II Q	ZZ HDW Q ZZ O	W Q ZZHOW	
	- 5		IMMUUCC		ZZ H YYSSZZ		
	6	E MMMM	AMMUUCC	KK SS	BB SSBB CCC S UUCCCS	SSBB	<u></u>
	7 8		JOOWWEEE			UUCC S	
	0		-+2-			+5-	+
DSPX2	IB ·				8889A 677888A	77889	
001 //2	00				22234 5661113	55661	
	1		QQQYXGGG		U UM		
	2 ·		QQYYGGG		FFFMU XXFFFU		
	3	K5555	SSAALLI		FFFOW QXXFFFW HHHOW QZZHHHW	XXFFO ZZHHO	
	4 5	KDSSS3 Mitalija	1111CCKKK 22244111	LANGULL KCCCC77	HHH Y SZZHHHY	ZZHH	
	<u>5</u>		JUUCCKKK				
	7		WWEENMM			CC S	
	8	Ohribini	AWWEEMMM	MUUUUCC	S UCC	CC S	
	0				-3+4-		
DSPA1	IB				8888889A67888		
	00			2222222	2222223456111		
	1		WE			M E M M PXFF M	
	23		XF XF			O QXFF O	
F	2 4		ZHHHHH	нненене		O QZHHH O	
	5		Z ННЫНН			QYSZHHH Q	
	6	MCS				R S JJJJRR	
	7	Q		KKKKKKK		КККК	
	8	G		LLLLLL		LLLL	
	0	-+		+		+5- A 789999AA	
DSPA2	<u> </u>				9999999A 78999 33333334 61222		
	D0 1			MMMMMMM	-	WEMMMM	
····	2			MMMMMM		XFMMMM	· · · · · · · · · · · · · · · · · · ·
	3		1	0000000			
	.4			0000000			
		<u>.</u>			QQQQQQY ZHQQQ		•
	6	1	I KRRKK	RERERR	KRRRRR JRRR K	JRRRR K	
· · · · · · · · · · · · · · · · · · ·	8	<u> </u>			N		
	0	_+1	-+2-		-3+4-		+
BRANCH CONTRO	-		1		111		
-	ER 2	1	١			1	
	ER 3		1			- 1	
	BE: 1						
	BE 2		•			•	
•	BE 3		·····	··	111		<u></u>
•	ET 1 ET 2	1	•			1	
	ET 3	ł		· · · · · · · · · · · · · · · · · · ·		- 1	······································
.		111111111	11111111		1111122222222	2333333333	1111111
· · · · · · · · · · · · · · · · · · ·		1111111111	1111111	.1111111	1111111222222	2333333333	.1111111
-	XHLT		١		•	1	C 9/1
	AHLT	•	1		· · · · · · · · · · · · · · · · · · ·		-084
	XFCT		- 				L. Conwa
•	AFCT				1 1		Archives

AEP		
BOSC		11111 1111 1111
BNOP		
SKIP CONTROLSR 1	0++	
SKIP CENTRUL - SK I SR 2	1	•
SR 3		
SKXP SKAP		
	0++	
A BUFFER 1	GQAGPPP	
2	M SSS	QQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQ
3		NWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWW
5	×	XXXXXXXXXXXXXZFH R SXFH R SWXZHL
6		ZZZZZZZZZZZZEHJ WZ J WXZE
7		ELEFEEEEEEEEF K K ZEF
8	0+1+-	2
X BUFFER 1	ALGEGEGE	IOUUWWAAGGKMOSSSSMSUWYSSCASUWYSZCMSUWY
2	COTITI	MQWWAACCIIMOSUZCHOUWYSUZFCUWYSUBFOUWY
3		OSYACCEGKKOQUXBFMSWYQUXBHSWYQUXCHSWY
A FACILITIES FA 1	0+-	$\frac{2}{J K QR J K QR KJ RQ}$
FA 2		
FM 3		W PEL W REL PWEL
FD 4		085
IA D IM 6		L. Conway
		Archives
C 8		
L 9 S 10		
3 10	0+1+-	<u></u>
X FACILITIES EA 1	AE	GO A G Q XZFSM Q XSFM Q SZFM
EA 2	C .	TMQ CI HO ZHO XHO Y E KMGU SUWYU SUWYU SUWY
L 3		Y E KMOU SUWYU SUWYU SUWY
M 5		SSUUWW
D 6	•	
<u> </u>	and the second	<u> </u>
C 8	0+1+-	
MEMORY QUEUE (D) 1	AAE	GG O AAGGQQXXZFSMOQQXXSZM·QQSSZFHMO
2		KHMQ CCII ZFSHO SZFO XXFHMO IO HM ZFH ZHMO
3		NO HM ZFH ZHMO MQ O HM O
5		
6		
7		
5	0+1+-	
MEMORY QUEUE (1) 1	123456 789	A 66 C 1 2 33
2		A B C 1 2 3
,		A B C 1 2 3 A B C 1 2 3
4	0+1+-	
MCRY	13579E	GB CIIQX3 QXHOQX
,2	13579	<u>B 1 3</u>
· 3		B 1 32 S SZ B 1 3
3		AKNO C 2 FHMO FM FHMO
2	246.8	A C 2
	2468	A O C A G2 SZ

A	. 0	+1		-2+	3	+4-	+`	-56
A REGS BUSY	0		\$*	•			•	
	1			MMMMM	and the second	KKRI		KK RR
	2		0000000			11 00		<u> </u>
	3	:	QQQQQQQ			MMMM		MMMMMM
	4			22222222		<u> </u>		0000000
C	5	K	KKKKKK		* * * * * * *	FFF	FFFFF	FFFFF
<u> </u>	6			1111111			HHHHH XXXXX	HHHHHH XXXX
· · ·	7	1		ΑΑΑΑΑΑΑΑΑ				
	<u> </u>		GGGGGGGG		ААААА			QQQ
	10	0.9		GGGGGGGGG	GGGGGGG	SSSSS		SSSSS
	10						PP PI	
	12	•			W	WW WW		RW
	13					E.E.	EE	EE
	14				•	LL	LL	<u> </u>
	15 .							
	16					·		
	17							
	18.							
•	19							
	20		<u></u>					
	21							
	22	-	· · · · · · · · · · · · · · · · · · ·					······································
	<u>24</u> 25	<u>,</u>						<u></u>
	26							
· · · · · · · · · · · · · · · · · · ·	27							
	28							
	29		· · · · · · · · · · · · · · · · · · ·					
	30						·	
	31							,
		+1-	+	2+	3	+4		-5+6
ABU REGS BUSY	0			1 87 81 84 82 84				
	1	•		MMMMM	<u></u>			
	2			000000		мммммм	MMMMMM	мммммм
	3 4			<u> </u>	22222		000000	
	5.			< <u> </u>		FFFFFF	FFFFFF	FFFFFF
	6				IIIII	Нинни	НННННН	НННННН
	7							XXXXX
	8			A	AAAAA	ZZZZZ	ZZZZZZZ	
	9		G	GGGGG J	QQQQ			
	10	(3)			GGGGGG	G SSSSSS	SSSSSS 5	\$\$\$\$\$
	11	· · · ·						
	12							_
······································	<u>13</u> 14			•		· · · ·		
	14		•					
+++++=	15			• • • • • • • • • • • • • • • • • • • •	·····		• <u> </u>	
	17							
	18			•				
	19							
	20							,
	21				· · · · · · · · · · · · · · · · · · ·	· ·		
	22							
	23					• · · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·
	24					-	· · ·	
· · · · · · · · · · · · · · · · · · ·	25					<u> </u>		086
· .	26					1. S. S.		
	26 27					•		Conway
	26 27 28			· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·			
	26 27				·• .	•		Conway

	· · · · · · · · · · · · · · · · · · ·	2	t3)t	4+	
X REGS BUSY 0	ΑΑΑΑΑ	\$\$\$				· · ·
2				• • • •		. · ·
3 4	:	UU	WWW U			
5						· ·
6						
- 8					. <u></u>	
9 - 10						
11		-				•
<u> </u>					<u></u>	
14				-		
15 16						
17	· ·					
<u> </u>	•		<u> </u>			
20					•	
21 22						
23	<u>, , , , , , , , , , , , , , , , , , , </u>					
<u> </u>						
26	·					
2 7 28						
29						-
30313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131311_311_311_3111111	EEEEEE CCCCCC	-		k		·
)+-	2	+	3+	4+-	5+
<u>, , , , , , , , , , , , , , , , , , , </u>	•					
	<u></u>					
					· · ·	
<u></u>						
······································		•				
······································	÷)					
			•			-
	· · · ·					
				· · · · · · · · · · · · · · · · · · ·		
				· .		
					, , , , , , , , , , , , , , , , , , ,	
					- 	
	•••••••••••••••••••••••••••••••••••••••					<u></u>
	•			•		087
······	· · ·		· · · · · · · · · · · · · · · · · · ·		L	Conway Archives
	······································					Archives
•	•	-				

C

CURRENT JOB RUNNING PROCEDURES

This section describes the procedures to be followed in order to use the timing simulation program. These procedures are to be completely revised and expanded in the near future so that the programs may be stored on disk at the MOD 75 comp lab and users may submit runs directly at the comp lab (see Section 5).


To use the timing simulator at the present time:

- (i) Write the assembly code input program for the Unroller (Section 1).
- (ii) Prepare the machine parameter card required for the Timer input deck (Section 2).

(iii) Submit these items to L. Conway, Room 203, Extension 252.

TABLE OF IMPLEMENTED INSTRUCTIONS

The table on the following pages lists the ACS-1 instruction set op -codes and indicates (with an X) if a given op is implemented in the Timing Simulator.



٢

(

OP		OP		OP		OP	
ACH ACL ADN ADR ADU AI AN ANDA ANDA ANDA ANDC ANDX AR AU AX AXC AXC AXC AXC AXC BAND BEQ BFAF BFOF BOR BFAF BFOF BOR BTAF BTOF BU BXOR CBA CBMA CBMA CBMX CEQD CEQI CEQN CEQX	XX XXXXXXXXX XXXXXXX X X X XXX	CEQXK CGED CGEI CGEN CGEX CGEXK CMEQD CMEQN CMGED CMGEN CNTAA CNTAA CNTDX CNTDX CNTDX CNTDX CNTDX CNTDX CNTT CUGEI CUGEX CUGEXK CVF CVI CVS DDN DDR DDN DDR DDN DDR DN DMR DMN DMR DN DMR DN DMX DXX DXXK	X XXXX X XXXXXXXXXXXXXXXXXXXXXXXXXXXXX	EQA EQC EQX EXIT EXITA EXITL EXITP FAFA FAFC FAFX FOFA FOFC FOFX HIO IC IDA IFA IFA IFX IFZA IFZX IR ITUMA ITUMP IVIB LA LAA LAH LAT LATH	XXXXXX XXXXXX XXXXX XXXXX XXXXX	LD LDA LDH LDHAA LDHBA LDHCA LDHDA LL LMA LMS LMX LR LXA LXC LXC LXCA LXC LXCA LXC LXCA LXH MAX MCX MDN MDR MDN MDR MDN MDR MDN MDR MDN MDN MDN MDN MI MKL MKP MKR MLC MLX MMI MMN MMN MMN MMN MMN MMN MMN MMN MMN	x x x x x x x x x x x x x x x

						1		· · · · · ·
	OP		OP		OP		OP	
	MRC MSX MSXZ MTX MU MX MXA MXA MXC	X X X X X X	SCAN SCH SCL SDN SDR SDU SHA SHAC	x x x x	SPF SPI SPX SR STA STAA STAH STAT STATH	X X X X X X X X X X	TAFA TAFC TAFX TCH TOFA TOFC TOFX	X X X X X X X
•	MXK MXP MXS MXSO MXT MZT	Х	SHD SHDC SHDX SHDXC SHX SHXC SI SI	X X X X	STATH STD STDHAA STDHAA STDHBA STDHCA STDHDA STL ·	x	XORA XORC XORX	X X X
	NOP	Х	SIA SIAC SID SIDC	X	STMA STMS STMX	^		
	ORA ORC ORX	X X X	SIO SIX SIXC SKAND	X X X X	STMZ STMZA STR STX	x x		
-	PAUSE PI		SKEQ SKFAF SKFOF SKOR SKTAF	X X X X X X X	STXA STXH SU SVC SVR	x x		
	RND RX RXK	X X	SKTAF SKTOF SKXOR SN SNF SNI SNX	X X X X X X X X X X	SVK SWA SWX SX	X X X		



PLANNED MODIFICATIONS

Certain modifications to the simulation programs are now being made or are planned for the near future. These are briefly described below to assist users in their planning. Updates to this memo will be issued as these changes are included in the programs.

Unroller Changes

The control specification facilities will be extended.

Timing Simulator Changes

(i) Additional OPS will be implemented.

(ii) New output features and options will be added.

Job Running Procedure Changes

Currently jobs must be submitted to L. Conway who will handle the processing of the jobs. Two separate programs must be run consecutively to process one timing simulation. This results in a rather long overall turn-around time. To improve on this, the two programs will be merged, with the trace temporarily stored in core or on disk and automatically passed between them.

Also, the program will be placed on disk at the MOD 75 comp lab. The running of jobs will then be handled directly by the user, who will submit the assembly code input deck, parameter card, and appropriate JCL cards to call for the timing simulator.

These changes will greatly reduce over-all turn-around time and allow a much greater number of users to be served than is now possible.

5 - 1

A UNIT INTLK SIMULATION:

ENCLOSED 15 A SAMPLE OF THE SORT OF CODE USED IN THE TIMING SIMULATOR. THE CODE 15 CONDENSED FROM ACTUAL SIMULATER AND DESCRIBES THE CODE BARE ESSENTIALS OF THE A UNIT INTLKS OF A PISSIBLE MACHINE SIMILAR TO ACS. IT SHOULD SERVE DESIGN AS TO HOW ONE MIGHT CODE A GVIDE A SIMULATOON, IT DOES NOT DESCRIDE THE INTLKS COMPLETELY NOR IS THE MODEL USED MEANT TO REALLY MODEL ACS.

ENCLOSED ARE :

SKETCH OF THE "HARDWARE" ARRAYS	ΡL
SIMPLIFIED FLOWCHART OF XACON	PZ
SIMPLIFIED FLOWCHART OF XAEMP	P3
CODE (COMMENTED) FOR XACON	P4
CODE (COMMENTED) FOR XABMP	PG
ACTUAL A UNIT FAC, BUS TABLES	PS
SKETCH OF A UNIT FAC., BUSES	P9


FEB 1 5 1968

093

ABUFF

ABUSY AS&R/ADEST ATBBS


ABUFF: HALDS APS, REGS, TAGS' ABUSY: REGISTER WRITING BITS' ASAR: EXPANSION OF SOURCE REG FOR OPS ADEST: """DEST """" AIBBSY: HOLDS PATERN OF INOUS BUSY BITS AFAC: HOLDS FAC USED BY OP AFACSC: HALDS' FAC BUSY PATERN-SHIFT CELL ABUSSC: HALDS' BBUS "" - SHIFT CELL ADBUS: #BUS USED BY OP




L. Conway Archives

σ

٩Ч



095 L. Conway Archives 2



•	•	
	· · · ·	
· ·····		SUBROUTINE XACON COMMON
· · ·		CALL CAUSE (ACON, TIME + 1.0, 0, 0, 0)
•	· - · · · · · · · · · · · · · · · · · ·	CALL CAUSE (AEMP, TIME+0.8, 0,0,0)
••••••••••••••••••••••••••••••••••••••		$= D \not = I = I B$
	"·····	$L A G \phi (I) = 0$
·	* • • •	$NG\phi = Q$
c	SCAN	THE A CONTENDER STACK FOR INS = 1 TO 8 TO FIND OPS
		CAN GO - MARK THEM WITH AGO(INS) = 1.
	· · · · ·	DØ 100 INS = 1,8
		JF (AFULL (INS). EQ.0) GA TA 100
		IF (INS. EQ. 1) GO TO 21
	6 a	INSMI = INS-1
. C	TEST	THE SOURCE - DEST INTERLOCKS
		0\$ 20 I=1, INSM1
		D& ZO REG = 1, NAREGS
		IF ((ASØR (INS, REG).EQ. 1). AND, (ADEST (I, REG).EQ.1)) GØ TØ 100
		IF ((A DEST (INS, ZEG). EQ. J). AND. (ASPR (I, REG). EQ. 1)) GO TO 100
		IF ((ADEST (INS, REG), EQ.1), AND, (ADEST (I, REG), EQ.1)) G& TO 100
		D CANTINUE
~		CENTINUE
C	IEST	WAITING BIT INTERLOCK
		Dp 22 REG = 1, NAREGS
		IF ((ASPR(INS, REG). EQ.1). AND. (ABUSY (REG). EQ.1)) GO TO 100
	22	IF ((ADEST (INS, REG). EQ. J). AND. (ABUSY (REG). EQ. 1)) G& TO 100 CONTINUE
, C		
		FACILITY USED BY OP (INS) Dø 25 FAD = 1, NAFAC
		IF (AFAC (INS, FAC). NE. 0) G# T# 26
	25	CENTINUE
		CONTINUE
C	SEG I	F INBUS REQ'D BY FAC IS BUFY
		INBUS = AFIBUS (FAC)
	a +	IF (AIBBSY (INBUS). EQ. J) GP TA 100
C	SEE IF	FACILITY BOX REQ.D IS BUSY
		BOX = ABOX(FAC)
		IF (ABX 85Y (BAX). EQ. 1) GA TA 100 097
		L. Conway Archives

(CONT.)

	. The second se
	TEST FAC BUSY REQUIREMENTS AGAINST SHIFT CELL CONTENTS
	WHICH INDICATE BUSY CONDITIONS SET BY PRIOR OPS.
÷	DØ 30 T=1, NSLØT
••••	JF((AFSLØT (FAC, T). EQ. 1). AND. (AFACSC (FAC, T). EQ. 1)) GO THE 100 30 CANTINUE
C	TEST FOR PUTBUS CONFLICTS BY COMPARING BUS/TIME READ
C	AGAINST CONTENTS OF SHIFT CELLS
· •	BUS = AFYBUS (FAC)
	DELAY = AFDLY (FAC)
	IF ((A&BUS (INS, BUS) NE. 0). AND. (ABUSSC(DBUS, DELAY). NE. 0)) X G& T& 100
С	IF REACH THIS POINT, ALL TESTS PASSED, AND OP CAN GO
C	50 MARN GO, AND SET APPROL. PATTERNS IN SNIFT CELLS. AIBBSY (INBUS) + 1
	AB x G s y (IN B u s) = 1
	DØ 32 T=1, NSLØT
	IF (AFSLØT (FAC,T). EQ.0) AFACSC (FAC,T)=1 32 CØNTINUE
	ABUSSC (BBUS, DELAY) = ABBUS (INS, BBUS) AGB(INS) = L
	$NG\phi = NG\phi + 1$
	IF (NGØ. EQ. NAGØ) RETURN
	100 CENTINUE
	RETURN
	END

•

•

. •

مري المستقدية المراجع المراجع

ويترج والمترك فالمتحد والمتحد والمتحد والمتحد والمتحد والمتحد والمتحد والمتحد والمتحد والمتحد والمتح
L. Conway
- contray
Archives
7 10111003


	n an
	6
SUBRUTINE XAEMP	· · · · · · · · · · · · · · · · · · ·
COMMON	i i e e estado
C THIS ROUTINE FIRST SCHUS THE A CONTENDE	R STACK FIR
C OPS MARKED GO. IT ISSUES THE OFS BY SET	TING THE
C WAITING BITS AND REMOVING THE OP FROM	THE STACK.
C	
D\$ 100 INS = 1,8	· · · ·
5 IF (AG\$ (INS). EQ. 0) G\$ T\$ 100	· · ·
1F (HFULL (103). EQ. 0) - 64 74 - 100-	
C BP (INS) GOES - FIRST SET REG WAITING BIT	TS
D& 10 REG = 1, NAREGS	
IF (ADEST(INS, REG).NE.1) GOTO ID	n n n n n n n n n n n n n n n n n n n
ABUSY(REG) = 1	т
10 CONTINUE	
C NOW REMOVE THE OP FROM THE STACK AND S	UBBLE US MACK.
AINPT = AINPT-1	
IF (INS. EQ. 8) G& T& 31	
$D\phi$ 30 I = INS, 7	
$AG\phi(I) = AG\phi(I+I)$	
AFULL (I) = AFULL (I+1)	· _
$D \neq 25 J = 1, 25$	-
25 A BUFF $(J, J) = ABUFF (J+1, J)$	
DØ 26 J=1, NAREGS	
$AS \neq R(T,J) = AS \neq R(J+I,J)$	
26 ADEST $(I, J) = ADEST (I+1, J)$	
DØ 27 FAC =1, NAFAC	
27 AFAL (I, FAC) = AFAC (I+1, FAC)	· · · ·
D\$ 28 BUS = 1, NABUS	
28 APBUS (I, BUS) = APBUS (I+1, BUS)	
30 CONTINUE	
$31 \operatorname{AGO}(8) = 0$	
AFULL(8) = 0	
$D \neq 125 J = 1,25$	
125 ABUFF(8,3) = 100	
DØ 126 J= 1, NAREGS	
ADEST(8, J) = O	099
126 ASAR(8, 3) = 0	L. Conway
	Archives

(CONT.)

and the second secon


DØ 127 FAC=1,NAFAC AFAC(8, FAC) = 0127 DØ 128 BUS= L, NABUS 128 $A \phi B u \leq (8, B u s) = 0$ 64 TØ 5 CONTINUE 100 С THE NEXT FUNCTION OF THE EDUTING IS TO CONTROL THE С C WAITING BITS - RESET WHEN IN DICATED BY SHIFT CELL ENTRIES , THEN SHIFT THE SHIFT CELLS. DØ 210 BUS = 1, NABUS DEST = ABUSSC (BUS, 1) ABUSY (DEST) = 0 210 CENTINUE С NOW SHIFT THE SHIFT CELLS I = 1,10 DØ 299 ABXBSY(1) = 0299 AIB554 (1)=0 SLATMI =NSLAT -1 Dø 301 J=110 Dø 300 SLØT = 1, SLØTMI ABUSSC (J, SLOT) = ABUSSC (J, SLOT+1) 300 ABUSSC (J, NSLAT) = 0 301 D\$ 303 J = 1, NAFAC DØ 302 SLØT = 1, SLØTML AFACSC(J, SLØT) = AFACSC(J, SLØT+1) 302 AFASEL (J, NSLAT) = 0 303 RETURN END

	L. Conway	
ł	Archives	



L. Conway Archives

, inP* UOUSZE + OP FL +.Y no two ops using CINP 20 510 STORE YNT X, SHIFT some reg retina LOGIC SHIFTL SHIFTH INT+ SP/AP FLA SP FL+4 There same blay SP FL+ SPFL+ SPFL+ SP FL + no confirm H 810 ${ \mathfrak{S} }$ <u>|</u>|87 to lock is involve Ţ 8 r 81. 88 89 B Ģ CMP TO -87A 50, 0P Sŕ IDP 83 A -15K SP. DP BAA DP FL 3 *?-T, pp 5P/5P12+ 3101 2.K 6) LOGIC BTB H 5KSP FL+3 BBB SP 1/7 C 3K 893 SHIFT 8103 L C 102 4 SWA L. Conway 16K v 2 Archives 810C SP_ MR 3 SP/MP ٢ B9C FL × 15 he --- D -- 5x5 Mossies B (A)MAY 2/15/67 AXD DIV ATO 011



From (5x 9x24= 1100 cuts 6 0 0 1 - Abo 1 1 0 1+ A121 OUT BUSES ÎE 3 12 FULL BY PRISS IF ADD ADD 1 X1 X4. K IF APPI ADD 2 EAF) 4 GNORE 102 DESTSONTS VI IF. ADD 2 OUSE IF (ADDIVAT ADD ADDZ BINAUT V_1 IF SH 1 ** IF T.2 X, SHIFT IFT. 2.3 1/1 IF 1 IF.T.Z < 22 Y 34 11.2.3 X0118-13 8/8 x^s, x^e, j ADD 3 YAOD USTR 1/0 SELECT INFY DG! ЕвА Ð LTH? 6 AMO CA/A Sulut X + A ThT 3 4000 -65-17 XTOA [1.5] [m] STORE DATA Select on all this 1/0 1 Criat F Gul A Reg The BACK 45 803 DEC hr. ٦ EX IT RESOLVE 528 (ONE PER CYCLE MAX J 104 2/23/67 L. Conway Archives

A FACILITIES, BUSES

7 8 10 5 6 9 3 Ч FL CMP AFAC ADD3 ADD4 IDIV 9 FL MP IADD IMPY LOG I (Current time) AFSLØT(I,J) 0 00 0 0 0 0 0 0 0 0 O(BUS SLOT) 1(ARRIVED ATFAC) 0 0 0 0 0 0 0 1 1 ł 1 1 1 1 1 1 Ł ٢ ١ APPS ARRIVE AT ł L | 2 FAC TWO 1 L CYCLES AFTER 1 L l SCAN : i.e. I l 1 SNE CYCLE FOR INBUSING 1 1 I AFDLY 5 15 3 Ц 3 2 AFIBUS 2 2 ų AFØBUS 4 2

105 L. Con**way** Archives

VOUDLE +; +; +; Chip CIAP LOSIC No two ops cicing Some reg returning OP FL +.4 STORE WT X,+ SHIFT LOGIC SPFL+4 SHIFTL SP FL === INTY SHIFTH SP/MP FLH Those same blay S.P FL+ 5P FK +3 SPFL+ SPFL so no continuel H Z Ţ <u>₩</u>87 8,0 88 82 84 89 Œ B Q= OCMP TO 2/10-87A 57, 94 2 B3 A I, DP 15K SP. DP BAA DP FL +3% IN I, DP 5P/0P12+ BIDA <u>7.Ľ</u> **D**LOGIC BTB Ć <u>5K</u> SP FL+3 BBB SP 3K B<u>9</u>3 SHIFT 8108 Ċ L 4 SWA 06 16K L, Conway v L BIUC SP, M. 3 Archives SP/MP \bigcirc B9C FLX he $\widehat{\mathcal{D}}$ B --- D - 5x5 Modules (A)MAS 2/15/67 MYD DIV STORE A TO Y ES SAME IM DP OIV

FYI Ed. Surrengath . LIST. OF FUNCTIONAL UNITS & THEIR PERFORMANCE: ARITHMETIC UNIT? (Ref. A-UNIT DATA FLOW) SSP CMP 1/1 ~ RATE/DELAY SINGLE PRECISION COMPARE (INT + INTEGER ADD 1/2 DP CMP 1/4 DOUBLE PRECISION COMPARE 1/4 SP FL + SINALE " FK. ADD OP FL+ 1/4 DOUBLE T/10 OR B/10 (ENG. GOAL 7/9) SINGLE SP FL ÷ " FL. DIVIDE MP FL -11 h × // "...." MIXED 4/17 (ENG, SIDA: 14/16) DOUBLE DP FL ÷ SP INT÷ 4 (ENG. GOAL 9/13) SINGLE 9/14 " INTEGER " MP INT + " " MIXED 10 II II . 11 1/3SP FL " FL. MULTIPLY × SINGLE MP FL 1/3 * MIXED . <u>11</u> 9 DP FL 3/5 \star DOUBLE " INTEGER " SP JNT + 2/4 SINALE MP INT * 2/4 R H H MIXED LOGIC 1/1 {5P Fh + 1/3 SINGLE PRECISION FL. ADD SHIFT SWHP Ð L. Conway. Archives-Pg 1 7/21/57 435

LIST OF FUNCTIONAL UNITS, CONTINUED. (Ref. X-UNIT DATA FLOW) INDEX UNITS 1/1 ~ RATE/DELAY COMPARE SHIFT 1/1 MULTIPLY 2/4. 8/8 AVERAGE TO 13/13 MAX. (DATH DEPENDENT) DIVIDE (INCLUDING EBA ADD IF REQ) ADD 1/1 SUBTRAC LOGIC (SELECT X th on X) EBA SELECT 1/1 ADD 1 (EAI) 1/1 {ADD 2 (EA2) 1/1 A MOVE SELECT 1/1 (TRANSMIT) STORE SELECT 1/1 . Tog ۲ L. Conway - Archives P92 7/21/57 11/

DPFL+ - CAIPS MIT +NI -DP/MP FL*, DPFL÷ DPFL +4 -A-STACK DP.FLX CMP INTX INT: SHIFT LOGIC INT+ LOGIC STORE. SHIFTH INT+ SHIFT 4 SPFL SPINT : SP/MPINT* SPFL+ SPFLt3 FULL SPFL÷ SPFLX SPFL+ BYPASS SF/MP FL * SPFL+3 B2 BI By B A BUSES B3 B- B6 By BUSES BI B3 84 B2 CEA вA SP CMP 0 47 0 47 INT+ 0 47 047 047 0 47 047 et' oy; 047 DP CMPH 047 •*****7 SP/DP -24 47 F1. +4 047 0 47 041 SP. JP SP/MP/00 H 047 FL÷ I. DP SP/INP. Η Ļ INT÷ SP, MP, DP SF/MP/2FH FL X I, MP, DP, SP/MP エルアボ LOGIC 5P FL+3 09 L. Conway Archives SHIFT H SWAP Ô 4, SH ANT A 19 LITERAL STO 2 MEH GP 5/17/3 REV. 6/7/3 A-UNIT DATA FLOW,

147 0 X-STACK D CONTENDER LE I MXB CONTENDER CONTENDER FROiM STACK OR BYPASS FROM STACK OR BY PASS FROM FULL BYPASS FROM FROM OP FROM OR BYPHES OP 4:9 XB4 XB2 XB3 XB1 0 23 1 0 3 1 23 X' X'S' X Lijki x 32 x 22 1/22 X¹³X¹³X¹³, 123) 223 023 COMPARE 0:3 -1 di 0 23 023 1/1 47: SHIFT 1/1 AMT MULTIPLY, DIVIDE 2/4 3/3-1/3 ADD, SUB, LOGIC TIL 1/1 (hy it) 1 ි EБA EBA 10 SELECT . . 1/1 ADDI 10 1/1 LX^{ic} ADD 2 EA2 1/1 10 ZXE XMOVE : MOVE **e** SELECT 1/1 XDATA 1 0 X UNIT STORE DATA FLOW 110 SELECT 2/23/37,7/21/67 XDFTF1 2 10 147 L. Conway 1/1 7/26/57 7:24 Archives

	· · · · · · · · · · · · · · · · · · ·	CØMM	¢N/	TAGS	/ D (2	56,70)) (17 AM	RIL 67 ØPSET)
	· · · · · · · · · · · · · · · · · · ·		ው ው ወ	SA S	A v A	S S S A	А. С. С. С. С. С. С. С. С. С. С	2 A W
<u></u>				456	7891	0 11 12 13	14 15 16 17 18	5 19 20
	1	LXH	X		. • *		X	• X
	2	LX	. X.,				×	× • • • • • •
	3	LXA				·····	·····	· · · · · · · · · · · · · · · · · · ·
	. 4 	STXH	X			etano carro y	× • • • • •	X
	5	STX	X	. <u>.</u>	· ····	···· · · · · · · · · · · · · · · · · ·	X	Χ
	6	STXA	• • • • • • • • •				•	· ·· · · · · · · · · · · · · ·
.	7	LXC			·····	•	· · · · · · · · · · · · · · · · · · ·	
	8. 9	LXCA	××	······				·····
		LAH	XX	X	and the second sec	ana an	•	$\sum_{i=1}^{n}$
•• •• ••	10	LAA				· ··· · · · ·	·····	· X
•••	12	STAH	XX	\mathbf{X}	s a la fin dan		• • • • • •	X
	13	STA	XX	X		· • ·		X
	14	STAR			· • · · ·		· · · · · · · ·	
<u>ک</u>	15	LDH	· · · ·					17 NA -
	16	LD			· · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·	
	17	STDH					• • •	
	18	STD			•••	-		
	19	LATH	ХХ		·· · · · · · · · · · · · · · · · · · ·	··· · ·	- · · ·	X
· · · ·	20	LAT	XX	X			· · · · ·	X
	21	STATH	XX	X		<u>.</u>	• • • • •	×
	22	STAT	XX	X		· .	· · · _	
	23	LL	XX XX	X	r.			X
	24 25	LR Stl	\mathbf{X}	X				X
	26	STR	XX	X			· · · · · · · · · · · · · · · · · · ·	X
	27	LMX				-		· · · · · · · · · · · · · · · · · · ·
	28	STMX			· · · · · · · · ·		······································	
	29	LMA		· <u>.</u>	···· · ··· ·	· ··· · ··· · · · · · · · · · ·	·····	
	30	STMA	· · · ·	• ي •			- ^m	-
6)	31	LMS	· · · · · · · · · · · · · · · · · · ·		and a second			
•	32	STMS					•	
	-	•			•	a an	L.	Conway
				· · · · ·		a sa		
			· .			··· · · · · · ·	e e e e e e e e e e e e e e e e e e e	

			· · · · · · · · · · · · · · · · · · · ·				· · · · · · · · · · · · · · · · · · ·
		n an	s A s	AVA		AAVA	м н н м
)	n presidente de la companya de la co El companya de la comp	4 4 4			H H H H H H H H H H H H H H H H H H H	a a second a	" " " ; ; ; , ; ; × × ×
		× C 9	E E E	<u>e</u> <u>e</u> <u>e</u>	Έ Œ X	× ū × ×	
P1.		123	456	789	10 11 12 13	3 14 15 16 17	18 19 20
. 33		··· · • • • • • • • • • • • • • • • • •	. . 	••••••	• • • • • • • • • • • • • • • • • • • •		
3'							
3	· · · · · · · ·	e anna a constante e	•			•	
3		• ••••••			. <u>.</u>		
38		× ×	X				X
3°					·····	•	
		XX	X		•	······································	
4	•	XX	X	·····	····		
.4		X	· · · · · ·			X	
43	•		••• •••••••	· · ·			an tao ao
щ	H MSX		• •	· · · ·		i	
4				•	· · · · <u>-</u>		.
) 4(ана • Ф		1 - 10 - 1			
4		X		··· ··· ·			Χ.
48		X				XX	
49		XX	• •	X		×	
50		××	-	Х		X	
51 52	•			··			
53				· · · · -			
54		· · ·		a . <u>.</u> .	ж. т. т.		
55		· .	•	 	·		
58	· -	X	×	X	X		
57	•••				· · · ·		·
58		X	×	×	×	•	
59	-			• • • •	• • • • • • • • •	· ···· · · · ·	
60		X	X	X	· · · · · · · · · · · · · · · · · · ·	• 🖛	•
61	•	× .		• • • • • • •			
62		X	· X	X	Χ -	•	-
) 63 64		X	¥	×		• • • •	
	t sr	\sim	Χ.	Х	X		L. Conway

· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	1	
		· · · · · · · · · · · · · · · · · · ·	. 0	A	N V	00000	A v A
		2 4 4	11 4 7	- H (1		XB ^T = XB ^J	
	······································	XCS	A A A	<u> </u>		: 😤 🗵 🗴	× × × ×
•	······	123	456	789	10 11 12	13 14 15 16	17 18 19 20
65	SDR						
66	SU	X	X	X	X		
67	SDU	•		•			ارد. ایر استان میران میشوند استان وست دوست و در در
68	MN	X	X	×	X		• • • • • • • • • • •
69	MDN		-			: • • • • • • • • • • • • • • • • • • •	· · · · · · · · · · · · · · · · · · ·
70	MR	X	X	X	X	· · · · · · · · · · · · · · · · · · ·	·
71	MDR		· · · · · · · · · · · · · · · · · · ·	~	······································	··· · ··· · · · · · · · · · · · · · ·	
72		^	X.	X	·····		
73					··· ·· •• •• • · · · • • • • • • • • •	·····	
74 75	MMN MMU	÷	• • ••••				
76	DN	X	X	X	·X	· · · · · · · · · · · · · · · · · · ·	
	DDN		· · · · · ·			···· · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · ·
) 78	DR	X	Х	X	×		· · · · · · · · · · · · · · · · · · ·
79	DDR	· · · ·		•	· · · •··; · · ··	· · · · · · · · · · ·	
80	DMN					·	· · · -
81	DMR			. – .		· · · · · ·	а. а
82	RND						
83	SPF		X	X		· • · · · · · · · · · · · · · · · · · ·	
84 85	SNF	×	×	× ×	· · · · ·		
86	CVS	X	X	X	·····		terra de la composición de la
87			•	•	•	•	
88						· · · · · · · · · · · · · · · · · · ·	· · · · ·
89	AI	Х	X	Х	Х		
90	SI	X	X	×	X		
91	MI	X	X	X	X		· · · · · · · · · · · · · · · · · · ·
92	IMM			· · · · · · · ·		· · · · · _ · ·	
93	DI	X	X	. <u>Х</u>	X	· · · · · · · · · · · ·	
94	DMI	· · · · · · · · · · · · · · · · · · ·	······································	· · · · · · · · · · · · · · · · · · ·	х. Х.	.	
() 95 96	ACL		X X	X	 ✓	n an	, 3
-760	SCL	· · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	^	<u>∧</u>	en e	113
		e na constante e constante			a Norman an anna an Airtean an Airtean Airtean Airtean Airtean Airtean Airtean Airtean Airtean Airtean Airtean Airtean Airtean		L. Conway Archives

			90	- S	0		<i>9</i>	Р Л П	5		a 0	Ą	\$ 11	A "	? A.	S
· · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	×	900	5 7	H.	A.	P H	A A	¥.	Ak.	x 8 X 8	С U	×	×	XX	×
an an an an an an an		l	2 3	3 4	5	67	8		>1		3 14	15	16	17 1	8 19	20
97	ACH		X		X		Х		X						 	
98	SCH	··· .	X		Х		X	•	X							
99	SPI		X		X		Х								• • • •	
100	SNI		X	_	X		X									
101	CVN	· ·	Х		X		Χ					· · · · ·				
102	CVI		X		X	•	X					•				_
103	· · · · · · · · · ·															
104	· · · · · · · · · · · · · · · · · · ·								•					~		
105	·														.	
106	AX	X					• • • •							X	•	X
107	SX	X												X	•	X
108	MX	X												X		X
109	DRX	Х						•					•	X	Х	X
110	DX	X											•	X		$\mathbf{X}_{\mathbf{x}}$
111	RX	X	-	÷									:	X	• •	X
112	AXC	X						•		•				X	-	Х
113	AXK	X									÷	÷.,		X	· • •	X
114	MXK	X										•		Х		X
115	DRXK	X							-		• • • •		· ·	X	Х	X
116	DXK	X								· · · ·				X		X
117	RXK	X										• •		X		X
118	SPX	X X											-	Х. 		X
119	SNX	~											• •	X .	-	X
121																
122			-										:	•		
123	CGEN	Х	X				X		X			X				
124	CEQN	X					X		X			\mathbf{X}	··· ·· ·		· · ·	
125	CGED	~	- •						- r .					·	• •	• •
12.6	CEQD		÷	-		•	· ···			÷			· · · ·		•••••	• • •
127	CMGEN	X	X				X		X		-	X			•	
128	CMEQN	X			:	•	X		X			X	•	-	114	

160987	222222222222222222222222222222222222222	134 136 137 138	129 130 131 132	
SHDX SHDX SHDX SHDX SHDX SHDX SHDX SHDX	CBM SHAC SHAC SHAC	B B B B B B B B B B B B B B B B B B B	CMGEI CMEQD CEQI CEQI CUGEI	
\times \times \times	× × ×	× × × × × × ×	· · · · · · · · · · · · · · · · · · ·	X¢P
$\times \times \times$	× ×	*	~	Aøp Bøp A ^I =S
\times \times \times	× × ×		N	$A^{I+1} = S$
\times \times \times	*	*	· ► × × ×	A ^{\$***} =D A ^J = S
*			5	$A^{J=D}$
			גז	X81 = D Vx1 = 2 Vx2 = 2
		*	Ĩ	$x_{G_1} = D$ $x_{G_1} = D$
$- \times \times \times$	× × ×		14	$X^{T} = S$ $X^{T} = D$
L CONWOY	×××	$\times \times \times \times \times \times$	18 19 20	$X_{2} = Z$ $X_{1+1} = D$ $X_{1+1} = Z$
Ŷ				

•		6 6		847 A' = S	A	It I N III	÷.	5		/ / /	5	·	X & = D		- ıī	T	S it		
	·····	·····	æ	₩	Ē	Œ	Æ				C - dC						··· 🗙 ··)	× • ×	••••••
	SIN	••••	X	3 4	5 V	6	1 	8 · V	<u>4</u> 1	0 I 7		. 13		. 15	16	17	18	19 20	`
161	SIA			••••	Х		.	∧	•							V			
162	SIX	X	X				· -		••••••					-		X		Х	
163	SIAC	· · · · ·		· · · · ·	X	- • • •					• •	• •		-	V	V			
164	SIXC	, , X ,								•••		· ••• · · ·			Х	$\mathbf{\Lambda}$			
165	SID SIDC				. •									•		· .		• • •	
167	SINC	· · ·	· •					· ···		- • •									• • •
168				•	·					••••••				• •		-			••
169	- · · · · · · · · · ·	•••				·· ·· ·		9 * * * *				· ····					···· • ·		
170	ANDA		Х		Х		•••	X		X								•	·
171	TAFA		X		X		• • • •	X		X			•••	• •	• • • • •	•			
172	FAFA		X		X			X		X	· .						• • •	•	
173	ØRA		X	• •	X		• • •	X	-	X									
174	TØFA	• .	X		Х			X		X						•	•		
175	FØFA		X		X			X		X									
176	EQA		X		X	• •	··· ·	X		X			• ·-						
177	XØRA		X		X		-	X		Ϋ́Υ							•		
178	ANDX	X	• `		•			,,		•						x		X	
179	TAFX	X														X		X	
180	FAFX	X									•					X		X	
181	ØRX	Х								• •	• · · ·		-			X		X	
182	TØFX	X								•						X		X	
183	FØFX	X								-	•				•	X		X	
184	EQX	X														X		X	
185	XØRX	X														X		×	
186	ANDS	X							•										
187	TAFC	X			-					-									
188	FAFC	X						•		-						-	-		
189	ØRC	Х				•			•				-						
190	TØFC	Х		-						-					-		-		
191	FØFC	Х										-			• •				
192	EQC	Х						-			•						11	6	

•

4

			lin na sa						· · · ·		·····	· · · · · ·	·· •· ·	÷ ≓.			··· · ··		•	
								·	Δ		C		N N	A	A	A	n A	2	A	•
,			A A A	A¢A	Sop	J1=S	A			5 = 5 5 = 5	15) (, 	A ^{K+1} S		r.0	- 14 H H H	и – и 1 – и	-"" "	 	い "
		- * 		2	3	€ 4	Æ 5		· · ·	8 9	7 11	- • 			×. 	<u>с</u> 15		• 10		2×
•••	193	XØRC	X	· · ·	<u>ی</u>	~ U			•	0	1		به ا		17	19 1	6 1	7 18	17	20
	194	CNTT		Х			X			X								• • • •		
	195	CNTAA		X			X			Χ	<i></i>	X			· ·	• • •				
	196	CNTDA		Х			X			X	··· .	Х				•	·			
	197	CNTAX	X				•		÷								X			X
	198	CNTDX	Х								• •		• • . •			•	X	·		X
	199	· · · ····		. .					·· •.											
	200	· · · · · · · · · · · · · · · · · ·		.					·	- · ·		• • • •					•••	· · · ·		•
	201	DALD	X		X						•			·		-				
	202 203	BAND			×						•••			· ·					• •=•	
	203	BTAF BFAF	X X		X				-				· .			· _		·· ·		
	205	BØR	X		X						•						• .			
	205	byr Btøf	×		X				- to					·· · ·	· · · ·	ь.,				
	207	BFØF	X		X															
	208	BEQ	X		X							••		• •						
	209	BxφR	X		Х															
	210	BU																		
	211	EXIT	X	Х				. .												
	212	EXITL	X					· 								-	X			
	213	EXITA	Х	Х							-						X			X
	2.14	EXITP											•		·					
	215	SKAND	X								• •			.		•			·• . •	
	216	SKTAF	X													-				
	217	SKFAF	X																	
	218	SKØR	X X																•	
	220	SKTØF	X						• • • •	•	·	• • · · ·			· · ·		· · · · · ·	F		
	221	Skføf	X						•				··· ··		!	··				
	222	SKEQ	X					•		-				•	. •	· · · ·	···- <u>-</u> ··	-		
	223	SKXØR IVIB				• •		• • •	• • • •			•		•		÷ .				
	224	NØP	Х	X						• .								11	-	
												••••	· - ·		-		° r	L. Co		

 Tanana a na mana ang sanana a sa					
			•	· · · · · · · · · · · · · · · · · · ·	
					··· .
		•			

27	25 PAUSE	
22	26 PI	
27	27 SCAN	
27	28 SVC	
	29 SVR	
	30 IC	
23		n na na na nana na na na na na na na na
	32	
	33	
	34	
	35 SIØ	
23 23		· · · ·
		· · · · · · · · · · · · · · · · · · ·
23		
23	•	
	40 MZT	
24	-	
	42 ITUMA	
21		
24		
21		
24		
24		
24		
24		
2.5		
25		
25		
25		
25	•	
2.5		
25		118
(~~+~		L. Conway

SKIP INV. OP X REPL ц Ц D Α 5 ÷ Ś × C 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 29 40 Х LXH Х X LX Х 2 Х Х 3 LXA 4 ST XH Х Х Х 5 Х STX Х Х 6 STXA 7 LXC 8 LXCA 9 LAH Х Х Х Х Х X Х Х X LA 10 Х LAA 11 X 12 STAH Х Х Х Х X 13 STA 叶 STAA 15 LDH 16 LD 17 STDH 18 STD XX 19 XX Х LATH Х ХХ Х 20 LAT Х 21 Х X STATH XX Х 22 .Х STAT 23 ХХ X 66 Х Х 24 XX X X LR χ 25 Х Х STL Х 26 STR Х Х Х 27 LMX 28 STMX 29 LMA 30 STMA LMS 31 32 STMS 119 L. Conway Archives

X REPL S u INV. DI モメルト S 9 SkI Ð H^R ч U ×. U Ū n X 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 33 STMZ 34 STMZA 35 36 37 38 ХХ MXA 39 MAX Х 40 X MKL Х X Х 41 MKR Х 42 MLX 43 MXS 44 MSX 45 MSXZ 46 MXSØ 47 Х X X MXC 48 MCX Х X Х 49 MLC Х Х Х X 50 MRC 51 MXP 52 MKP 53 54 55 56 AN X 57 ADN 58 AR Х 59 ADR 60 AU Х 61 ADU 62 SN Х 63 SDN. 64 SR Х 120 L. Conway Archives

•	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	
		الاین به معرف الاستان میں الاین ال الاستان الاستان الاستان ال	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
	· · · · · · · · · ·	~~~	21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
	65	SDR	X
	66	SU	
	67	SDU	×
	68 69	MN	^ ·
	69	MDN	· · · · · · · · · · · · · · · · · · ·
	70 71	MR	<u> </u>
		MDR	¥ ·
	72 73	MU	X
	75	MDU	
		MMN	and the second
	75 76	MMU	X
	76 77	DN	
	77 78	DDN	\sim
	78 -79	DR	X
	79 80	DDR	and a second
		DMN	
	81 82	DMR	
	83	RND SPF	
			$\frac{X}{x} = \frac{1}{2}$
	84	SNF	$\frac{X}{X} = \frac{1}{2} \sum_{i=1}^{n} \frac{1}{2} \sum_{i=1$
	85 86	CNE	\mathbf{X}
	86 87	CVF	
	88		
	89	AI	\mathbf{X}
	90	SI	\mathbf{X}
	91	MI	X .
	92	MML	a da anti-anti-anti-anti-anti-anti-anti-anti-
	93	DI	X ·
	94	DMI	
	95	ACL	 A second sec second second sec
	96	SGL	X 121
	1 -	. ha ha ini	L. Conway

	and a sector	and the second second							marine and and the second	
				.		· · · · · · · · · · · · · · · · · · ·			····· ··· · · · · · · · · · · · · · ·	
			n an an Anna air						ing a star a star	· · · · · · · · · · · ·
		· · · · · · · · · · · · · · · · · · ·							· · · · · · · · · · · · · · · · · · ·	
• • • • •		in a constrainty of the second se	A (4	Aw	A		هـ `			· · · · · · · · · · · · · · · · · · ·
6		. <u>1</u> .	<u> </u>	14	·· · · ·	A 21		N N	······································	
	. Service	• • • • • • • • • • • • • • • • • • • •	יי א א א	A8 L1	57.5		× ×	C X	·	
		·	· · · · · · · · · · · · · · · · · · ·				<u>z</u> u ×	¢v		
			21 22	. 23 24 3	25 26 27	28 29 3	0 31 32	33 34 35	36 37 38 39	40
	97	ACH				×	2			
	98	SCH				······································				
				••••		• •				
	99	SPI			• • • • • • • •			· · · · · · · · · · · · · · · · · · ·		
÷ .	100	SNI		يە بىر يېشى بىر			Κ			•
	101	CVN				>	(
	102	CVI				>	κ			
	103									
			• •• •				•			
	104	· · · • · · · · · · · ·				• • • • • •				
	105		· · · · ·				·	· · · · · · · · · · · · · · · · · · ·		
	106	AX	X			· · · · · · · · · · · · · · · · · · ·	<pre></pre>			
	107	SX	X)	(
	108	MX	X			· · · · · · · · · · · · · · · · · · ·	(nan nan san san		
	109		X						• • • • •	· ·
		DRX					X			
	110	DX	X			· · · · · · · · · · · · · · · · · · ·	Κ	- · · · ·	•	
S	115	RX	X				Κ			
	112	AXC)	X			Hager
	113	AXK				•	X			
	114	MXK					K	· · ·		•
							,	·		
	115	DRXK			-		ζ			
	116	ÐXK		· .		. <u>.</u>				
	117	RXK)	ζ.	.		
	118	SPX				×	ζ			
	119	SNX				×	C in the second s		·	
	120	0.11				· · · · ·				
	121									
					· ·				· ····	
	122			•						
	123	CGEN		· · · · · · · · · · · · · · · · · · ·	Κ.	X	X			
•	124	CEQN		>	K	Х	X			aria e de la companya
	125	CGED					•	··· ·· ·· ·	• • •	
	12.6	CEQD			· · •.				·····	
						ید د. هر			· · · ·	
	127	CMGEN)	K Z	X	•	n en	•	
	128	CMEQN		· · · · · ·	(X	X	•••• • • • • • •	122	
	-	• • • • • • • • • • • •			.				L. Conw	ay
	• ••								Archive	∋\$
				· · · · ·	· ·			•		
	· · · · ·									\$

	ан алан алан алан алан алан алан алан а		· · · · · · · · · · · · · · · · · · ·	·····		
			· · · · · · · · · · · · · · · · · · ·	· • · · • • • • • • • • • • • • • • • •		· · · · · · · · · · · · · · · · · · ·
	· · · · · · · · · · · · · · · · · · ·					
		ANA	NANN " " "		REPL 	
•	· · · · · · · · · · · · · · · · · · ·	AX X	S C C S	L S Z Z Z Z	" x	· · · · · · · · · · · · · · · · · · ·
· · · · · · · · · · · · · · · · · · ·		21 22 23	24 25 26 27	28 29 30 31 32	2 33 34 35 36 3	7 38 39 40
129	CMGED				i san a san win san sa san i .	
130	CMEQD	· · · ·				
131	CGEI	· · · · · · · · · · · ·	X	X X		
132	CEQI		X	XX	· · · · · · · · · · · · · · · · · · ·	
133	CUGEI		X	ХХ	۲۳۵ مهر میرسد و ۲۰ دو	
134	CGEX	×	X	X	· · ·	
135	CEQX	×	X	X		
136	CUGEX	Χ	X	X .	••••••••••••••••••••••••••••••••••••••	••••••••••••••••••••••••••••••••••••••
137	CGEXK	· ·	X	X		
138	CEQXK	··· ·	X	X and X	· · · · · · · · · · · · · · · · · · ·	** ** * ** ** **
139	CUGEXK		X	X	· · · · · · · · · · · · · · · ·	· · · · · · · · ·
140	CBA	·		XXX	• • • • • • • • • • • • •	· · · · · · · · · · · · · · · · · · ·
141	CBMA			۰ ۱۰ ۱۰		. •
142	CBX	X	X	X		
143	CBMX	·	• • • • • • •	· · · · · · · · · · · · · · · · · · ·		
144	• •		· . ·.		· · · · ·	
) 45		· · ·			an a	· .
146	0.1.0			N		
147	SHA	V	·	X .	· · · · · · · · · · · · · · · · · · ·	•
148	SHX	X	· · · · · ·	n n Xn n	· · · · ·	
149	SHAC		· •	X	· · ·	•
150	shxc Shd			\wedge		
152	SHDX		. .			
153	SHDC					· · ·
154	SHDXC	- *			:	
155	SWA			X		•
156	SWX	· X	·	X		
157	IFA	· · · ·	•	Х		
158	IFX	X	•	X	-	· •
159	IFEA			X		
160	IFZX	X		X	· · · ·	123
··· · · ·		• •	* *	· · · · ·		L. Conway
· · · · · · · ·	· · · ·		· · · · ·		•	Archives
			•		· · · · · · · ·	

, , and ,	· · · · · · · · · · · · · · · · · · ·		······································		· · · · · · · · · · · · · · · · · · ·		• • • • • • •		· · · · · · · · ·					· · ·	· · · · · · · · · · · · · · · · · · ·
	· · · · · · · · · · · · · · · · · · ·		О и 		<u>, </u>	S 5	Ą	· ••••	2 + 6	REPL	505			··· ·· ·	
····· ·· ,			× 5	< C (່ບີ	<u>, v</u>	ST S	ъ.	х х Ш	Xd	5				· · · · · · · · · · · · · · · · · · ·
			21 27	23 2	4 25	26 27	28	29 3	0 31	32 3	3 34	35 36	37 38	39	40
	161	SIA	· · ·					·	<						•
	162	SIX	X and					>					· · · · ·		
	163	SIAC	· • • • • •					<i>.</i> ,)				· · · · -			
	164	SIXC	· .					X	• •		.			: tek	· · · · · ·
	165	SID			- .•						• •• • •	i			
	166	SIDC					·· •					•			
	167	· · · · · · · · · · · · · · · · · · ·	<u>.</u>	· · ·				· ··· · ·	•		• •				
	168	• • • • • • • • • • • • • •			.	• •				· · · -			·· · · · · ·		
	169		··; ··	·	÷								• • . •		· · • • •
	170	ANDA			-	• •		X	•	· ·, ·	· · ·				•
	171	TAFA				· • ·								•••	
	172	FAFA		`				X			• • •				
	173	ØRA			· •			X					· · · ·		
Ì	174 175	TØFA						Y		·					
	176	FØFA						×					• ••		
	177	EQA XØRA			•••	· -			•			-			
	178	ANDX	Х	,				X				•			
	179		X					X							
	180	TAFX FAFX	X					×	-			-	-		
	181	ØRX	X					X	• •• •	•			· · •		· · ·
	182	TØFX	X					X		•		•. •	• • •	2	
	183	FØFX	X			•		X				-	··· · ·	•	
	184	EQX	Х					X	· ·				•		
	185	XØRX	Х				•	X					• •		
	186	ANDC	•		X	X		X			X	:			
•	187	TAFC			Х	Х		X	-		X	•	· •		
	188	FAFC	•		X	X		Х			X	• • •	-	-	
	189	ØRC			X	Χ.		X	-	-	X			•	
	190	TØFC		•		X		X			X	· · · · ·	· · · · · · · · · · · ·		
	191	FØFC			X	X		X			X		•••••••		
	192	EQC				X	•	X			Х	·	12	-4	-
				-	· 			-	÷		•			onw	
		n An an										• • • • •	Arc	chive	∋s

•

يتر بالمتحري المارية

. منتخصية

With Maria

بینی در					·····		· · · · · · · · · · · · · · · · · · ·	· · ·					· · ·	
سيكماه فالصير بريدانيا ال	9 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	· · · · · · · · · · · · · · · · · · ·					· · · · · · · · · · · · · · · · · · ·			·····			<u>.</u>	· •·· • · · ·
•	·	<u> </u>	s [A	A S	5	A 4 10	. -	26PL	S S		· · · · · · · · · ·	ere care a caracteria a de la caracteria e den la caracteria	
	· · · · · · · · · · · · · · · · · · · ·	×	×	A C I	"U "U	ST	= TXS	Ц Ш	×C	Ŭ,	• • • • •		•	
	····	21	22 2	3 24	25 26	27 8	28 29 30	31	32 33	34	35 36 37	7 38 39	40	
193	XØRC	· · · · ·			XX		X			X	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·		
194	CNTT				- · · ·		X			·		n nang sa		
195	CNTAA						X							.
196	CNTDA						X				•			
197	CNTAX		X				X	د د بر مور د					•	•
198	CNTDX		X				Χ		<u>.</u>					
199	- 	• • • • •				· • ·		•						
200		•• • •• ••						•		ъ.,	••••		·	
201	·						•						e se an	
202	BAND	•	X	\mathbf{X}	X		X	• • • • •	•					
203	BTAF		X	X	×		X					• • • • •		
204	BFAF		X	. X	X	- · .	X							
205	Bør		X	X	X		X							
, 206	BTØF		X	X	Х		X						•	
207	BFØF		X	X	X		Χ							
208	BEQ		X	Х	X		X							
209	BXØR		Х	X	X		X							
210	BU										•	·		
211	EXIT						Х	Х						
212	EXITL						Х	X						
213	EXITA						X					· • ·		-
214	EXITP								-					
215	SKAND			Х	X	•	XX				-	-		
216	SKTAF			Х	Х		х×					•		
217	SKFAF			X	х		XX							
218	SKØR		-	Х	Х		Xx				1	· · ·		
219	SKTØF			\mathbf{X}	X		XX	•					•	
220	SKFØF			Х	X		ХХ				•	-		
221	SKEQ			X	×	•	XX	-	•				-	
222	SKXØR			X	X	·	ХХ		•		··· ···	···· ·		- '
223	IVIB										•	••• · · · · · · · · · · · · · · · · · ·		
224	NØP	•			:		- X		• *		· · ·	125)	
-		· .	· .	•	· · · ·		• • • • • • • • •				j r	L. Con		•
				•								Archi		

•	•		
		······································	
			ار از از از از از این از ایند و از معندست به معند بیشن از معند میکند میکند میکند. افزود
		· · · · · · · · · · · · · · · · · · ·	21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
	225	PAUSE	
	226		
•		PI	· · · · · · · · · · · · · · · · · · · ·
	227	SCAN	· · · · · · · · · · · · · · · · · · ·
	228	SVC	
•	229	SVR	
	230	IC	
	231	IR	
	232	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·
	233		
	234		
	235	SIØ	
	236	ніφ	
	237	TCH	
	238	MTX	
J	239	MXT	
	240	MET	
	241	ΜΦΤ	
	242	ITUMA	
	243	ITUMP	
	244		
	245	IDA	
	246	LDA	
	247	LDHAA	
	248	LDHBA	
	249	LDHCA	
		LDHDA	
-	250	STDHAA	
	251	STDH89	
	252	STDHCA	
	253	STDHDA	
	254		
9	255	•	
	256	· · · ·	126
			L. Conway
			Archives

		(X UNIT FACILITY USENGE)
	· · · · · · · · · · · · · · · · · · ·	JENSE/
2	······································	EAI FRZLSMD XA C
	•	41 42 43 44 45 46 47 48 49 50 51 52 53 54 55
	LXH	22
2		22
3		
4		22
5		22
6		
7		
8		
9		22
10	······	22
11	LAA	
12		22
13		22
) 14		
15		
16	LD	
17	STDH	
18	STD	
19	LATH	22
20	LAT	22
21	STATH	22
22	STAT	22
23	L L	22
24	LR	22
25	STL	22
26	STR	22
27	LMX	
28	STMX	
29	LMA	
30	STMA	
31	LMS	
32	STMS	
•	e este e la companya de la companya	L. Conway
		Archives

STME STME STMEA STMEA MXA MAX MAX MKL MKR MKR MLX MXS MXS MXS MXS MXS MXS MXS MXS MXS MX	EAI TAZ L S M D XÀ C S 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 1 1 1
T STMZA MXA MXA MAX MKR MKR MKR MKR MKR MKR MKR MKR MKR MKR	41 42 43 44 45 46 47 48 49 50 51 52 53 54 55
T STMZA MXA MXA MAX MKR MKR MKR MKR MKR MKR MKR MKR MKR MKR	41 42 43 44 45 46 47 48 49 50 51 52 53 54 55
T STMZA MXA MXA MAX MKR MKR MKR MKR MKR MKR MKR MKR MKR MKR	41 42 43 44 45 46 47 48 49 50 51 52 53 54 55
T STMZA MXA MXA MAX MKR MKR MKR MKR MKR MKR MKR MKR MKR MKR	
T STMZA MXA MXA MAX MKR MKR MKR MKR MKR MKR MKR MKR MKR MKR	
T STMZA MXA MXA MAX MKR MKR MKR MKR MKR MKR MKR MKR MKR MKR	
MXA MAX MAX MKR MKR MKR MKR MKR MXS MXS MXS MXS MXS MXS MXS MXS MXS MXS	
MXA MAX MAX MKL MKR MKR MKR MKR MKR MKR MKR MKR MKR MKR	
7 MXA MAX MAX MKR MKR MKR MKR MKR MKR MKR MKR MKR MKR	
MXA MAX MAX MKR MKR MKR MKR MKR MKR MKR MKR MKR MKR	
MAX MKL MKR MLX MLX MXS MXS MXS MXS MXS MXS MXS MXS MXS MX	
MKL MKR MLX MXS MXS MSXZ MXS MXS MXS MXS MXS MXS MXS MXS MXS MXS	
MKR MLX MXS MSX MSXZ MXSØ MXSØ MXC MCX MLC	
R MLX MXS MSX MSXZ MXSØ MXSØ MXC MCX MLC	
MXS MSX MSXZ MXSØ MXSØ MXC MCX MLC	
H MSX MSXZ MXSØ MXC MCX MLC	
MSXZ MXSØ MXC MCX MLC	
MXSØ MXC MCX MLC	
M XC MCX MLC	
MCX	$\frac{1}{2} = \frac{1}{2} = \frac{1}$
MLC	
a	
MRC	
MXP	
MKP	
	n an
•	
	128
~ · · ·	L. Conway
······································	
	AN ADN AR ADR AU ADU SN SDN

<u></u>	<u> </u>	and the trade to the second	
•			
••• <u>.</u> .	· · · · · · · · · · · · · · · · · · ·		
)		· · · · · · · · · · · · · · · · · · ·	
			FAI EAL SM D XA C
			41 42 43 44 45 46 47 48 49 50 51 52 53 54 55
· · · · · · -··	15	570	
	65	SDR Su	n na har na h An har na har
	66	SDU	
	68		
	69	MN	
		MDN	
	70	MR	· · · · · · · · · · · · · · · · · · ·
.	71	MDR	· · · · · · · · · · · · · · · · · · ·
	72	MU	en e
	73	MDU	
	74	MMN	
	75	MMU	e e e en e
	76 77	DN	
	77	DDN	
J	78	DR	
1. A. A. A.	79 80	DDR	
	80	DMN	
	81	DMR	
	82	RND	
	83	SPF	
	84 85	SNF	
	85 86	CVS	
	85 87	CNF	
	88		
	89	AI	
	90	SI	
	91	MI	
	92	NMI	bio de la companya de La companya de la comp
	93	DI	
	94	DMI	
A	95	ACL.	
¥	96	SCL	129
	1.00	Lat be int	L. Conway
		• • •	Archives
		· •	

	n an	
· · · · · · · · · · · · · · · · · · ·	en en la compañía de la compañía de La compañía de la comp	
· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	
	a de la companya de l	
e e e e e e e e e e e e e e e e e e e	ÉAL	EAZLSMD XAC
•	41	42 43 44 45 46 47 48 49 50 51 52 53 54 55
97	ACH	
98	SCH	A series a series of the ser
୧୨	SPI	······································
100	SNI	
101	CVN	
102	CVI	
103		
104	· · · · · ·	
105	and the second	an ann an
	nv	 A second sec
106	AX	
107	SX	L
108	MX	· · · · · · · · · · · · · · · · · · ·
109	DRX	
) 110	DX	1
111	RX	1
112	AXC	
113	AXK	
114	MXK	
115		
116	DRXK	
	DXK	
117	RXK	1
118	SPX	
119	SNX	
120		
121		
122		
123	CGEN	
124	CEQN	n en
125	CGED	
126	CEQD	
12.7		
	CMGEN	
128	CMEQN	130
	a a second a second second second second	L. Conway
· · · · ·	n	Archives
1144 - 114 - 114 - 114 - 114 - 114 - 114 - 114 - 114 - 114 - 114 - 114 - 114 - 114 - 114 - 114 - 114 - 114 - 114	· •	

and the second	Wanter and the second second	and the second		and an an an international state of the second state of the	
and the second		ana ana ana tao ao amin'ny taona amin'ny taona amin'ny taona amin' amin' amin' amin' amin' amin' amin' amin' a Taona amin' amin	· · · · · · · · · · · · · · · · · · ·	······································	، وروانده کا شکور استان می شد. از این ا
a a su	n na manga ing kanalan na sa	······································			· · · · · · · · · · · · · · · · · · ·
	. <u> </u>				
	a a canada a canada a conserva a Conserva a conserva a c	EAI EAZ L S M D	ха С		
	· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·		····· -···· •······· ·····
•	-	41 42 43 44 45 46	47 48 49 50 51 9	52 53 54 55	
129	CMGED	•	-	•	
130	CMEQD	- 		· · · · · · · · · · · · · · · · · · ·	
131	CGEI				
132	CEQI				
133	CUGEI	······································	······································		
134	CGEX		L	•	
135	CEQX		1		
136	CUGEX		1		
137	CGEXK		1		
138	CEQXK		1.	· · · · · · · · · · · · · · · · · · ·	
139	CUGEXK		1		····• · · · · ·
140	CBA	· · · · · · · · · · · · · · · · · · ·	•	in a part in a second in a	.
141	CBMA	··· · · ··· · ·.	· · · · · · · · · · · · · · · · · · ·		
142	CBX		l		
143	CBMX	· · · · · · ·	·····		· -
144	CONTA	e e construire de la surre	······································	· · · · · ·	
145					
146			·	··· · · · ·	
147	SHA				
148	SHX	en e			
149	SHAC		• • • • • • •	· · · · · · · · · · · · · · · · · · ·	• • • • • •
150	SHXC	· · · · · · · · · · · · · · · · · · ·	·•		
151	SHD	-	• • • •	•	
152	SHDX		· · · ·		
153	SHDC				
154	SHDXC				
155	SWA		· · · · · · · · · · · · · · · · · · ·		
156	SWA	n an	-		• • • • •
157	IFA		· · · · · · ·		-
158		· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·	· · ·
159	IFX		· · · · · · · · · · · · · · · · ·		· · ·
	IFZA	n de la construcción de la constru La construcción de la construcción d	• •	· · · · · · · · · · · · · · · · · · ·	31
160	IFZX	1 L 1 1 1	an a		Conway

	аналанан алан алан алан алан алан алан		
	5		
<u>.</u>			
\bigcirc			EALEAL SM D XA C S
	· · · · · · · · · · · · · · · · · · ·	· ··· · · · · · · · · · · · · · · · ·	
		· · · · · · · · · · · · ·	41 42 43 44 45 46 47 48 49 50 51 52 53 54 55
	161	SIA	
•	162	SIX	
	163	SIAC	
	164	SIXC	1
	165	SID	
	166	SIDC	
	167	· · · ·	· · · · · · · · · · · · · · · · · · ·
	168		
	169	·	
	170	ANDA	
	171	TAFA	
	172	FAFA	
	173	ØRA	e de la companya de l
)	174	TØFA	
	175	FØFA	
	176	EQA	
	177	XØRA	
	178	ANDX	
	179	TAFX	
	181 180	FAFX	
	182	ØR X Tøfx	
	183	FØFX	A set of the set of
	184	EQX	
	185	XØRX	
	186	ANDS	
•	187	TAFC	
	188	FAFC	1
	189	ØRC	- <u>1</u>
	190	TØFC	1 -
F)	191	FØFC	i i i i i i i i i i i i i i i i i i i
	192	EQC	132
		• • • • · · · · · · · · · · · ·	L. Conway Archives

•

(EALEALLS M D XAC S 41 42 43 44 45 46 47 48 49 50 51 52 53 54 54 193 XØRC T 194 CNTT 195 CNTAA 196 CNTDA 197 CNTAX 198 CNTDX 199 200 201 202 BAND 203 BTAF 1 204 BFAF Ì 205 BØR 206 BTØF ł 207 BFØF l 208 BEQ ł 209 BXØR I 210 BU 211 EXIT 212 1 EXITL I 213 EXITA 214 EXITP 215 SKAND 216 SKTAF 217 SKFAF 218 SKØR 219 SKTØF 220 SKFØF 221 SKEQ 222 SKXØR 223 IVIB 224 NØP 133 L. Conway Archives

		دیار ایس در مرد مرود بد مک وری در د	
	and a second and a	······································	
Ś			ne se a la companya de la companya d
		·····	a series and a series of the series and a series of the
		· · · · · · · · · · · · · · · · · · ·	41 42 43 44 45 46 47 48 49 50 51 52 53 54 55
	2.2.5	PAUSE	
	226	PI	
	227	SCAN	
	228	SVC	
	229	SVR	
	230	IC	
	231	TR	• • • • • • • • • • • • • • • • • • • •
	232		
	233	• <u>-</u> • •• •• •• •	
	234		
	235	SIØ	
	236	ніф	
	237	TCH	
)	238	MTX	
	239	MXT	
	240	MZT	
	241	ΜΦΤ	
	242	ITUMA	
	243	ITUMP	
	244	Ida	
	245	LDA	
	246	LDHAA	
	247	LDHBA	
	248 249	LDHCA	
	249 250	LDHDA	
	251	STDHAA	
	252	STDH89	
	253	STD HCA STDHDA	
	254	01 U T U A	
A	255	· · · · · · · ·	
- 1	256		134
		•	
		a an	L. Conway Archives
		en e	
		· · · · ·	

and a second (A UNIT FALILITY USEACE) ്ലി FAI FAL FM FD IA IN ID C L S 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 LXH l LX 2 3 LXA 4 ST XH 5 STX 6 STXA LXC 7 8 LXCA 9 LAH LA 10 LAA 11 12 STAH 13 STA 14 STAA ٢ 15 LDH 16 LD 17 STDH 18 STD 19 LATH 20 LAT 21 STATH 22 STAT 23 LL 24 LR 25 STL 26 STR 27 LMX 28 STMX 29 LMA 30 STMA 31 LMS 135 32 STMS L. Conway Archives

•		
•	· • • • • • • • • • • • • • • • • • • •	
a a an	·	
a an		
9		FAI FAZ FM FD IA IM ID C L S
	• • • • • • • • • • • • • • • • • • •	56 57 58 59 60 61 62 63 64 65 66 67 68 69 70
33	STMZ	
34		
35		المستوحية من المراجع المستقد المنتقد المنظر المستقد من عن من عن المانية المستقدم من المانية. المستوحية من المراجع المستقد المنتقد المستقد المستقد المستقد المانية المستقد من المستقدم من المستقد من المانية ا
36		
37		
38		······································
39		· · · · · · · · · · · · · · · · · · ·
		an a
40	•	······································
41		الم المراجع الم المراجع المراجع المراجع المراجع المراجع المراجع المراجع المراجع الم المراجع الم المراجع المراجع المراجع
42	•	الم
43		
ելե	•	en e
书	•	and the second
46		
47		
48		
49		
50	MRC	
51	MXP	
52	MKP	
53	·· · · · ·	and the second
54		
55		
56	AN	22
57		
58	AR	22
59	ADR	
60	AU	22
61	ADU	
62	SN	2.2
63	SDN.	
64	SR	22
••		L. Conway

•

232222222	88 98 88 4 88 88 89 88 88 88 88 88 88 88 88 88 88	222222	222239898	ິ ⁵
SCL DAN SI	CNE SNE CNE SNE	DUR DUD A A A A A A A A A A A A A A A A A A	MC MAR MAR MAR MAR MAR MAR MAR MAR MAR MAR	SJR
			۸	
– – – – –		per per	~ ~ ~ ^	2 FM FD JA 58 59 60
				6 3 2 5 2 6
	hand hand			F S 4 67
				68 69 70
L. Conway Archives				

	· · · · · · · · · · · · · · · · · · ·	
	andra andr Andre andre and	
,, 4	· · · · · · · · · · · · · · · · · · ·	
	المستنوعة الحائم من الماري الع ا	
· · · · ·	· · · · · · · · · · · · · · · · · · ·	FAI FAZ FN FD IA JN JD C L S
<u> </u>	• • • • • • • • • • • • • • • • • • •	56 57 58 59 60 61 62 63 64 65 66 67 68 69 70
97	I ACH	
ମୁ ନ୍ଦ		na senten en e
100		
101		
102		
103		an an the second se
104		· · · · · · · · · · · · · · · · · · ·
105		
106		n en
107		
108		• • • • • • • • • • • • • • • • • • • •
109		
110		
111		
112		
113	• • •	
114	-	
115		
116		
117		
118		
119		
120		
12		
122		
123	•	
124		
125		
126	- • • •	
127		1
128	CMEQN	1
	· · · · · · · · ·	L. Conway
		Archives

JA IN JD C L S FAL FM FD FAI 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 129 CMGED 130 CMEQD 131 CGEI CEQI 132 133 CUGE1 134 CGEX 135 CEQX 136 CUGEX CGEXK 137 138 CEQXK 139 CUGEXK 140 CBA 141 CBMA 142 CBX 143 CBMX 144 145 146 147 SHA T 148 SHX 149 SHAC 150 SHXC 151 CHD 152 SHDX 153 SHDC 154 SHDXC 155 SWA 156 SWX 157 IFA 1 158 IFX 159 IFZA T 139 160 IFZX L.Conway Archives

,. *	٠ ٠		
• •		· · · · · · · · · · · · · · · · · · ·	
`	····		
)	·	inne sensitie en e	FAI FAZ FM FD IA IN IM C L S
		· · · · · · · · · · · · · · · · · · ·	
	· · · · · ·	•	56 57 58 59 60 61 62 63 64 65 66 67 68 69 70
	161	SIA	
	162	SIX	
	163	SIAC	
	164	SIXC	
	165	SID	a substantia da serie de la companya de la company A serie de la companya
	166	SIDC	
	167		and a second
	168		
	169	····	
	170	ANDA	
	171		· · · · · · · · · · · · · · · · · · ·
	172	TAFA	
		FAFA	
	173	ØRA	
	174	TØFA	
	176	FØFA	
		EQA	
	177	XØRA	
	178	ANDX	
	179	TAFX	
-	180	FAFX	
	181	ØRX	
	182	ΤφΕχ	
	183	FØFX	
	184 185	EQX	
	186	XØRX	
	187	ANDC	
		TAFC	a second a second s
	188	FAFC	
	189	ØRC	
	190	TØFC	
	191	FØFC	140
	192	EQC	
		··· ·····	L. Conway
	·• .		Archives

		· · · · · · · · · · · · · · · · · · ·	
्रे		- <u> </u>	FAI FAZ FN FD JA JN ID C L S
		· ·· · · · · · · · · · · · · · · · ·	
		a se de la secola de	56 57 58 59 60 61 62 63 64 65 66 67 68 69 70
	193	XØRC	
	194		
	195	CNTT	
.	196	CNTAA	
		CNTDA	an the state of the second
	197	CNTAX	
	198	CNTDX	
	199		e de la companya de l
	200	and the state of the	
	201	· · · · ·	an a
	202	BAND	an a
	203	BTAF	
	204	BFAF	na an a
	205	Bør	
4	206	BTØF	
9	207	BFØF	
	208	BEQ	
	209	BXØR	
	210	BU	
	211	EXIT	
	212	EXITL	
	213	EXITA	
	2.14	EXITP	
	215	SKAND	
	216	SKTAF	
	217	SKFAF	
	218	SKØR	
	219		
	220	SKTØF	
	221	SKFØF	
		SKEQ	
	222	SKXØR	
	223	IVIB	1.
	224	NØP	
		•• •	L. Conway
	,	•	Archives

بالكرمة منته منتم

* ··			
	· ·		a se an ann an an an an an an ann ann ann a
	···· · · · · · · · · · · · · · · · · ·	······································	
)	••••••	······	
		······································	na n
	•		56 57 58 59 60 61 62 63 64 65 66 67 68 69 70
	205	Dance	
	225 226	PAUSE	<u>, , , , , , , , , , , , , , , , , , , </u>
		PI	· · · · · · · · · · · · · · · · · · ·
	227	SCAN	an a
	228	SVC	
	229	SVR	
	230	IC	· · · · · · · · · · · · · · · · · · ·
	231	IR	· · · · · · · · · · · · · · · · · · ·
	232	<u>.</u>	
	233		
	234		·
	235	SIØ	
	236	ніф	•
	2.37	TCH	
	238	MTX	
ł	239	MXT	
	240	MET	
	241		
		ΜΦΤ	· · · · · · · · · · · · · · · · · · ·
	242	ITUMA	
	243	ITUMP	· · · · · · · · · · · · · · · · · · ·
	244	Ida	
	245	lda	
	246	ldhaa	
	247	ldh8A	
	248	LDHCA	
	249	ldhda	
	250	STDHAA	
	251	STDH89	
	252	STDHCA	
	253	STDHDA	
	254	•	·
)	255		
	256		142

	an a	······································
		VARAPIES
	COMMON/RLS/	VHRIHSEES
_ ()	NAREGS NX REGS	# A, X SOURCE-DEST REGS (etc.)
	NABUS NXBUS	# A, X I DR & BUSES (MAX)
	AFULL (12) XFULL (12)	FULL TRIGGER DN BUFF POSNS
	A6¢(12) X6¢(12)	GØ TRIGGER " " "
	NAGØ NXGØ	MAX # A, X ISSUE PER CYCLE
	NATEST NXTEST	# A, X POSNS TESTED " "
	NABUE NEBUE	# A, X BUFFER PASNS
	ABUSYZ XBUSYZ	DUMMY OTH REG BUSY TRIGGER
· · · · · ·	ABUSY(200) XBUSY(200)	AREG, XREG WAITING TRIGGERS
	ABUFF(12,100) XBUFF(12,100)	A BUFFER, X BUFFER
	AS\$R(12,200) XSOR(12,200)	SOURCE THAS FOR ARESS , XRESS DEST " " "
	ADEST (12,200) XDEST (12,200)	DEST " " "
, 	AFAC (12,10) XFAC (12,10)	FACILITIES USED BY A, X OF MOVE
	AFACSC(4,14,20) XFACSC(4,10,20)	A, X FACILITY SLOT BUSY SHIFT (ELLS
	ABUSSC (4,10,20) XBUSSC (4,10,20)	A, X OUTBUS BUSY SMIFTCELLS
	ALBBSY (10) XIBBSY (10)	A, X INBUS BUSY VECTOR
	AUBUS (12,10) XUBVS (12,10)	A, X QUIBUS DEST FOR OP IN BUFF
	AFSLUT(10,20) XFSLUT(10,20)	SLOT BUSY PATTERN FOR AX FACS
····	AFIBUS (10) XFIBUS (10)	IN OUS FOR A, X FACS
· · · ·	AFQBUS (10) XFQBUS (10)	OUTBUS II II II II II
	AFDLY (10) XFDLY (10)	DELAY " " "
·	NAFAC NXFAC	# AX FACS
 .	NSLOT.	MAY TIME SLOT USED IN SHIFT CEUS
	Q(16,16)	The memory queue
····· · ·	SDBA (32,2)	A STORE DATH BUFFER
	NQBUF	# of Q posns in model
- · · · ·	NQTEST	P of Q Posn's tested for go
• • • •	NQG	# max & Posn's go / cycle
лан сайтай ал	QINPT	Q INPUT POINTER Q TO REG MEMORY DELAY
	MEMDLY MEMØRY(16)	MEMORY BOXES (BUSY)
···· · · ·	NBOX	# MEMBRY BOMS
		MAX. RUN TIME . SEE MAIN
	MXTIME QUTLVL	OUTPUT LEVEL CODE. SEE STATS
	IQ(4,16)	INST MEM QUEVE
9	LØNGBR	ISSUED LONG BRANCH TRIGOER 143
	SR(8), ST(8)	SKIP RES., SKIP TAKEN L. CONWAY
	SKAP, SKXP	SKIP X, A POINTER Archives
	NSBUF	# SKIP RING PUSITIONS
		and the second constrained to the second

	· · · · · · · · · · · · · · · · · · ·	ß	EM BØ7 SX8	< (is	ッ,	XS	ØX			· • • •	· ·			A,	×	FAC	B	ðχ	NU	mB	ER	Før Tr	BL	ES	
·· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·		5×8 :		رده 	, x 6	3 × g	ς ς ς ς ς		•	-	•	•	Ĥ,	X .	Fac	L . B	07	BN	SY	TR	666	RS		•
· · · · · · · · · · · · · · · · · · ·	· · ·	•	•	· · · ·		•	· · · · · · · · · · · · · · · · · · ·	, ;			•	•											•••		•
· · · · ·	· · ·	•	•	· · · ·			:	; 											•••••						
· · · ·	· · ·	•	•	· · ·			• •									•			• •						
· · ·			•	· · ·		•										•	• •							•	
· · ·	• •		•	· · ·						•									• • • •	• ·					
• • •			•																						
				:												•									
				• •															•					••	
• •																									
				. 1				•									• ·		• ·					• · ·	
																· •									
				· •																					
				•						·															
									•																
												·	•												
•••••••	• •		•	-																					
						a.																			
																			÷						
н. — н.														· ·										at a	
										•												•			
						•		•		•		•					•				·		•	• .	
· · ·				• •												÷									
												÷													
• •		÷					:														·	14	+	· · · · ·	

ASØR (I, J), ADEST (I, J), ABUSY(I, J)INDEXING i.e. A-sources-Sustinations: 2=1 A(o)A (31) I=35 : XB(o) J = 33: XB(31) J=64 • J = 65 CB (0) • J=88 CB(23); INDEXING $XS \phi R(I,J), XDEST(I,J), XBUSY(I,J)$ sources - Destinations: i.e. X -AB(o) 7=1 A B (31) J=32 ٩, X(0) J=33 ۰. J=64 X(31) • J= 65 : C (0) J=88 : Č (31) J= 89 : STØRAGE J=90 :

> ८५५ L. Conway Archives

1.300

The Decode Table

OPS AND TAGS AS IN

D(256,50)

OLD MPM SIM PROGRAM

A. Sitter

DECODE TABLE. 198 OPS. D(1,1) J=1 Х operation 2 A 34567 Bφs 11 A(I) = Source A(F) = DEST A (I+1) = source A(1+1) = DEST8 A(J) = source 9 A(J) = DEST10 A (J+1) = Source 11 A(K) = source 12 A(K+1) = source 13 XB(I) = DEST 14 XB (J) = DEST 15 $CB(I) \doteq$ DEST 16 X(I)= Source 17 X(I) = DEST 18 X(I+1) = Source 19 X(1+1) = DEST20 X(J) = Source 21 ×(2) Ŧ DEST 22 = source X(K) AB(I) = DEST23 24 C(I) = Spurce 25 C(I) = DEST26 C(J) = Source27 STORAGE = Source 28 STORAGE = DEST 29 146 30 ILLEGAL OP TAG L. Conway Archives

	(D(256,50), cont.)	
	31 INDEX ADDER L (FUR EA'S) 32 INDEX ADDER 2 (FUR EA'T) 33 LOG (ADD, SUB, COMP, LOG) 34 SHIFTER 35 MPY 34 DIV 37 XTO A	L H S I I I I I I I I I I I I I I I I I I
	38 CMP 39 40	
· · · · · · · · ·	41 ADD3 42 ADD4 43 FMPY 44 FDIV 45 IADD 46 IMPY	Acitites
	47 IDIV 48 CMP 49 LØG S0 SHFT	Ê ₽ ₽
		147 L. Conway
		Archives

FORMAT OF XBUFF, ABUFF

XBUFF (12,100), ABUFF (12,100) XBUFF (XINPT, J), ABUFF (AINPT, J)

 \bigcirc

J QUANTITY

1234567890112345	LETTER IDENTIFYING INSTRUCTION OP NUMBER (FOR DECODING) I FIELD J " K " EFF ADDRESS A ØP EXIT FLAG (SKIP FLAG) BRANCH SUCC. SKIP SUCC. BØP SØP BEØP "EXIT GØES ALØME THIS CYCLE" TAG
16	
17	
18	
19	
20	
21	
22	
23 24	
25	and a second

148


L. Conway Archives

THE $\phi_1 - \phi_3$ interface

I BUSING OF OPS TO ATX BUFFERS:

SUBJECT TO # OF A OR X OPS IN 185 AVAILABLE FOR DISPATCHING TO A OR X BUFFERS, ØI WANTS TO BUS UP TO NAOPS, NXOPS PER CYCLE TO Ø3 (DEPENDING ON # BUSES IN NODEL).


WE SIMUL. THIS / ACTION SEQUENTIALLY:



QL EXAMINES INPUT POINTERS TO SEE IF AINPT > NABUF, XINPT > NXBUF. IF NOT, IT CAN PLACE A OR X OP IN ABUS OR XBUS AND CALL BUS TO A, BUS TO X SUBROTINE TO BUS OP TO ABUPF, OR XBUFF. IT THEN CYCLES THEN THIS PROC. AGAIN TILL IT FILLS BUFFERS, RUNS OUT OF OPS, OR EXCEEDS ITS LIMITS NADPS, NXOPS.

INTER FACE:


AINPT	•	A BUFF INPUT POINTER
XINPT	•	X '' '' _''
NABUF	:	WOF A BUFFERS
NXBUF	:	· · × · 149
ABUS (50)):	THE A BUS L. Conway Archives
XBUS (50)):	" X "
BUSTOA	:	SUBR. TO BUS ABUS TO ABUFF
BUSTON	:	" " " X " " X "
•		(These update AINPT, XINPT)




VARIABLE	STARTING COL.	FORMAT
INSADD	1	LXI5
MNEM(2)	7	1XA6
LI	7 14	2× 12
t2	18	1×12
IK	21	LXIZ
ILIT	24	27.15
BRANCH	31	4×I1
SKIP	36	,II
IEXIT	37	IL
ACCADD	38	3x15
NXADD	. 46	2×15
ØPNUM	53	2×13
LENGTH	58	2 X I I
Xøp	61	I1
N ØP	62	IL
BØP	63	II
SØP	64	II
ΒΕΦΡ	65	Il
•		


(50 L. Con**way** Archi**ve**s di sadihitik


	IBM CONFID	ENTIA	Ľ	<u>،</u>		-4		. any <u>management of a second second</u>				
	for a second second	بر با ^ر بین			·• ·	•• •• •	·	•	• • •	** ***	-• · · · · ·	30999
> /-			OUTPUT	TO BE	USE	D AS	INPUT	TOTI	MING PRO	GR AM		11 000
/	A	# 1 0 0 0 0 0	AXKh		00,00	001,0	046,0	.000	IC0046	100002	130	2 44 444
		10002			-	0,100	-		IC0047 I00048	ICCCC4 ICCCC6	13C 130	. 2
0	•	10004 10006-		-		D,IOO D,IOO	-		100056	100008	<u>130</u>	2
0.		1 C C O U E 1 O C O O S				0,199				100C09 100C10	1	
ِ الميا ر	•	IC0010				0,199 0,199				100011		1
		100011		C2,	12,00	0,199	999,0	000	- · ·	100012	· · · · · · · · · · · · · · · · · · ·	1
0	1	ICC012 ICC013		-	-	0,199 0,100			100048 100049	ICOC15	2	2 ,
	<u> </u>	160015	LXW	65,0	01,0	2,100	041,0	000		100017	2	2 :
0		IC0017 IC0015	LXW STX			1,100 4,199			I COO 49 I O O O 56	100019 100020	3	1
•	•	100020	STX	CC,	14,0	1,199	999,0	000	100057	100021	<u> </u>	1
0		IC0021 ICC023				0 ,10 0 3 ,10 0			100058	IC0C23	4	2
-	•	100025	LA			1,199			100046	100026		1
0		100026 100027				3,199 5,100	-		IGO048 I00050		···· 6	1
		100029				4 , 199			100056		8	1
0		IC003C	STA			4,199				100031	8	1
-		1 C O O 3 1 1 C C O 3 3				2,100 1,199			IC0060 100046			1
0		100034		C2,0	04,1	1,199	999,0	000	10050		10	- <u>1</u>
		100035 100036	LAD STAC			3,199 4,199			ICO053 100056	ICOC36 ICCC37	1C 12	
O)	100031	STAD	02,0	04,14	4,199	999,0	000	100060	100038	12	1
		1 C O O 3 E 1 C O O 4 C	-		-	0,124 4,100			124824 ICO060	IC0C40 I00042	$\frac{11}{11}$	2
0		I C 00 4 C		-	-	5,100	-		100064	100042	11	2
		Ą	ķ	Å	k 4		Ą Į	人本人	i A	A -	4	LONGSHOP
0	i				-							Louid Stick
-	· · · · · · · · · · · · · · · · · · ·						┟╌╸┯╾┠	╺╍╍┠╴┨╏╹			07	CODE #
0					1					ADDR	ESS OF	NEXT INST
\circ									EFF	ADDRESS	TO BE	ACCESSED
0								 ' t	EKIT BIT	•	·····	•
0		· · · · · ·				•		SK	IP TO EX	IT BIT	(IF 1)	
•	•							BRA	ANCH SU	CC ON E	XIT BI	T (IF 1)
0								EXIT B	17			•
0	an a	-					<u>н</u>	Field	(DEC)			
\sim	·					REG	STE	r K C	DEC)		•	
14)				RE	GIST	er J	(DEC	<u>}</u>		•	
Ó	· · · · · · · · · · · · · · · · · · ·			R	EGI	STER	1 (dec)			151	
			1 OP	NNE	0 14	NrĆ	• .	:	-		Conwa Archives	
		IN	ST AL	DRE	<u>s s</u>							























STACK TO REG TIMING KEY DIFFERENCE BETWEEN \bigcirc A and X Stuck Algorithm and busing, Facilitres. X overlaps intlk & Thousing to get results at reg at earliest time. Does not auticipate result arrival for لې لور ما Bsvence of net op. A his moning cycle. It does anticipate arrival at reg by 1 cycle so next op can (if lep) intlik and go during last exce cycle of prev. og. Effect: X gets results to registers one cycle earlier than A but Teay rep the same on dop eps with same timings. Conway







COMMON/RLS/ (continued)

18582	18838	18902	18903	18904
Q(16,16)	500 A (32, 2)	NGBUF	NQTEST	NQCO
18905	18906	18907	18908	18909
ginpt	QCAN	QEMP	MBUJY	MFREE
18910	18911	18913	18929	18930
LØAD	MEMDLY	MEMORY (16) heax	EAV
18931	18933	18934	18998_	18999
MXTIME	ØUTLYL	IQ (4,16)	RTN	LANGBR
19000	19008	19016	19017	19018
sr(8)	ST(8)	SKXP	SKAP	NSBUF
19019	19219	19419 1	1423 1942	9 19430
APASS (200)	XPASS(200)	ØUT (2) J	PB(6) SSTOP	
19446	19461	19471	14486	19496
AB\$ (15)	ABXBSY			

161	
L. Conway	
Archives	╞

CØMMØN/RLS/ Revised

MAY 1 8 1967

	I FIRST I	2 JAREGS	3 N XREGS	4 5 N	460 S	2 N X B U S	6 STNTS
	7	В	9		•	/)	,2
	Acy N	XCON	nemp	XE	MP	FILL	AFULL (12)
<u></u>	24	36	48		60	61	62
	XFULL(12)	AGØ(12)	XGØ (I	2)	NAG¢	NXGØ	NATEST
	63	64	65	66	67	•	267
	NXTEST	NAFAL	NXFAC A	ABusyz	ABUS	(200)	XBUSYZ
	268	468	3	1668	?	Z	568
	XBVSY (200)	ABUFF	(1200)	x Bu Ff	(1200)	As ¢	R(2400)
	5268	7	668	(0068		12468
	X5\$R (2400)	ADE	ST(2400)	×	D <i>E</i> ST(240) A	FAC(180)
	12648		12828		14028		14029
	XFAC (BO	a) Al	ACSC(12	00)	ARET	XFA	csc(1200)
	15229		15230		1603	30	16040
	XRET	6 8	1225 (80	0)	AIBBST	(10) X	(Busse (800)
	16840		16850		1686	5	16985
	X, BB5 y (1-)	×F	FIBUS(IS)		AQBUS	(120)	×\$005(120)
	17195		17405	w 1	1770	25	
	AFSLØT (300	>) /	XFSLOT(300)	AFIBU	15(15)	
	17720		17735		17750	1	7765
	AFDLY (15)	ر	(FDLY (15)) A	F¢BUS(1	-	= \$ BUS(15)
	17780		7781		17782		17982
	NSLOT		Bupsz	Ą	BUPS (2	•	(BUD2(500)
·	18182		18382				162
	ABUFUL (2	(00)	(80 FUL (2	(00)			L. Con way Archives

FIRST NA	2 3 REGS NXREGS		5 6 KBUS STAT	T Acon
8 XCON A	9 10 JEMP XEMP	II FILL A		24 XFUL (12)
36 AGO(12)	48 60 X60112) NA60		62 NATEST	63 NXTEST
64 NARAC	65 66 NXFAC ABUS		200) XBJ	
268 X BUSY(200)	468 ABUFF(1200)	1668 XBJFF (12		8(8 R (2400)
5268 x50 r 12400	766 ADEST (240		68 2700) A	12468 FAC (120)
12588 XFA 6 (12		08 1350 800) AR		13509 ACSC (800
14309 XRET	14310 Abusse (110 157(10) X	15120 Busse (80
15920 XIBBSY (-	~	15940 Bus (12.)	16060 Xo@us (1
16 180 AFSLOT (16380 5607 (200)	16580 AF 1 Bus(1	
16590 AFDLY (5610 55(10)	16620 X Fo BUS (
16630 NSLØT	16631 Asupsz	16632 HBJP5 (200)	1680 XBUPS	32 (210),
17032 AB UFUL		232 IFUL(200)		163 Conway


Ŷ

COMMON/RLS/ (continued)


ý


17432	17688	17752	17753	17754
Q(16,16)	5 DBA(32,2)	NQBUF	NQTEST	NQGØ
17755	17756	17757	17758	17759
QINPT	QCAN	QEMP	MBUSY	MFREE
17760	17761	17763	17778	17780
LYAD	MEMDLY	MEMORY (16) NBYX	EAV
17781	17783	17784	17848	17849
MXTIME	ØUTLVL	IQ(4,16)	RTN	LØNGBR
17850	17858	17866	17867	17868
SR(8)	ST(8)	SKKP	SKAP	NSBUF
17869	18069	18269	18273	18274
APASS(200)	XPASS (200)	ØUT (2)	SSTOP	MEMCNT (16
18290	18300	18310	18320	18330
BB\$X (10)	BBXBSY(10)	× B#×(10)), XBXBSY((10)

164 L. Conway Archives




L. Conway Archives





May 24, 1967 Advanced Computing Systems 988/031



168 L. Conway Archives

Subject: MPM-BLCU Interface for Store Ops

Conversation with Mr. G. T. Paul, Mr. R. J. Robelen and Mr. J. R. Wierzbicki

To: File

Date:

From (location

nail address):-

opt. & Bidg.:

Reference:

007-8416-14

It is desired to associate the Request $Stack_1$ with the ea $buss_1$ and the Request $Stack_2$ with the ea $buss_2$. Additionally, index type stores will ship 24 bit data words to Request $Stack_1$ on X DATA BUS₁ and to Request $Stack_2$ on X DATA BUS₂. These busses are associated with and energized at the same time as their corresponding ea busses. See diagram in Figure 1 for X unit, Figure 2 for the BLCU Request Stacks.

The situation of interest occurs with A unit type stores. The STO effective addresses are processed in the X unit initially. Store addresses are presented to the BLCU Data Request Stacks in <u>strict order</u>. Ea buss₁, ea buss₂ or both ea buss₁ and ea buss₂ may be selected. When both are selected, the first store will be on buss₁. A STO. BUS First-In-First-Out column is <u>filled in order</u> with the names (1 and/or 2) of the ea busses used to transmit the effective addresses to their corresponding Request Stacks. At the end of the X unit interlock cycle the A unit interlock cycle may respond to the particular store initiated by the X unit. When the A store address arrives at its corresponding Data Request Stack, it is assigned a slot in that particular stack and that slot name is placed in either the REQ1 or REQ2 First-In-First-Out column. File Page 2 May 24, 1967


Meanwhile, the A unit instructions in contention examine the top two entries in the STO BUS column for validity. One or two stores are allowed to "go" if the entries are valid and the other standard interlocks are satisfied. The first store takes the buss designated by the name at the top of the STO. BUS buss column; the second store would take the next name in the column if it is different from the top name. Our current thinking is that two uninterlocked stores can "go" in the A unit if they are in adjacent contender positions. For this reason if three stores in a row are in contention and the store buss column is as follows:

	V	Name
	1	2
	1 1	2 2
	1	1
	0	_
l	0	-

only the top A store will go this cycle. The column will then look like:

V	Name
1	2
1	
1 0	-
0	-
0.	-

The top two A uninterlocked stores will go now if they are adjacent in the contender stack. The first store will transmit on A DATA BUS_2 and the second on A DATA BUS_1 to the corresponding Request Stack. The name of the slot of the data buffer to be filled is taken from the top



File Page 3 May 24, 1967


entries of the REQ1 or REQ2 column. Because two stores occupy both busses, only the top entry of each REQ column may be interrogated. The top entry is removed from the appropriate column when the data is entered into the named buffer.

G. T. Paul


TO XSTACK From X/S STOCK By PASS BUS3 Bbs2 BUST Ni x, x, X, k, j x, x, x, h, h, j x,x,x,x, Fig 1 1 XADD I la 1 ADDI · ADDZ Ϋ, IF X ADD 卫 ADDIADO IF la 2 1/ ADDIVATOD. , ADD3 ĮF Sto X SHIFT VI IFS# To A Bus 17 SHII. SH2 INTLK Colum I.F.S.HI. SH2 SH3 X IF / npy/ IF T /div JF7.7.3 +/-Сомр Logic Sal EBA X P 171 L. Conway X DATAI Archives X DATAZ

DISTRICT DEC ST CTACKS
BLCU DATA REQUEST STACKS
DATA REQUEST BEQI DATA REQUEST REQZ STACK 1 COLUMN STACK 2 COLUMN
<u>eabus</u> / X DATA BUS/
eabusz .
Y DATA BUSZ
A DATABUSI
A DATABUSZ
► F52
172
L. Conway Archives


DP/MP FL +, DP FL + DPFL+ -CAIP, MI A-STACK DPFL++ PPFL+ INT: INT * CMP SHIFT LOGIC SHIFTH INT+ ÷. INT+ SHIFT LOGIC STORE SPFL X SPFLT SPF1+3 SPINT÷ SPFL÷ SP/MPINT* FULL SP FL -BYPASS SPFL+ SPFL+3 SP/MP FL + By B₃ B2 BI **IN** τουτ BUSES BI B3 B4 B5-B6 BA BUSES 82 CBA BA B A Ŗ SP CMP 0 47 INT+ COUNTS 047 047 SNISPI 0147 047 中7 o¥; 047 DP CMPH 047 SP/DP-0177 24/47 047 FX++ H 0 47 RND, CVI, CVN L 0/47 0 47 SP, IP SP/DP H FL Ĺ I. DP SP/inP. H Ļ INT÷ SP, MP, DP SF/MP/DPH FL X I, MP, DP, INT * H LOGIC SNF, SPF SP FL+3 L. Conway Archives 173 SHIFT H SWAP CVF, CVS L, SH ANT 13-LITERAL STORES 5/17/5 MEH GP A-UNIT DATA FLOW CEV.




SUBROUTINE ARCON (RUNS AT C ALGORITHM. LOADS OUT OF PRODER WITH BOM INTLA C ()STORES IN GROER CALL CAUSE (QCON, TIME +1.0, 0, 0, 0) CALL CAUSE (QEMP; TIME +0.8; 0, 0, 0) NGO = 0 DØ 1 I=1, NQBUF Q(I,16) = 0L DØ 100 INS= 1, NQTEST IF (Q (1,8). EQ. 0) GØ TØ 100 IF (JNS.EQ.L) GO TO IL INSMI = INS-1 $D \neq 10$ I=1, INSM1 IF PREV INT TO SAME BOM, NOGO-C IF(Q(I, 6), EQ, Q(INS, 6))Gp Tp 100 AF (URINS, ST.NEI) C 6\$ 5010) IF STARE AND PREV NOOD STORE NO 60 IF ((Q(I,3), EQ. 1). AND. (Q(I,16), EQ. 0)) 60 T\$ 100 10 CONTINUE C IF STORE AND DATA NOT AVAIL, NOGO 77 IF ((Q (15,3). EQ. 1). AND (Q(INS,9), EQ.0)) 60 T\$ 100 C **₩**_} MARK 60 Q(1NS, 16) = 1 $N64 = NG\phi + 1$ IF (NG4.GT. NQ64) RETURN 100 CONTINUE RETURN END



SUBREUTINE XQEMP freeder DØ 100 INS=1, NQBUF IF(Q(INS, 16). EQ.0) 60 TO 100 5 IF(Q(INS, 8). EQ.0) 60 C ISSUE INS TO MEMORY Bym=Q(INS,6) DET = QLINS, 15) P = Q(INS, 4)= Q(INS, S)X = Q(INS,1) L CALL CAUSE (MBUSY, TIME+ MEMDLY-2.0, BUM, L, O) CALL CAUSE (MFREE, TIME + NEMULY-1.0, BAM, 0,0) IF LAAD, CAUSE DEST LAAD IN MEMOLY CYCLES IF (Q(INS, 2). EQ. 1) CALL CAUSE (LEAD, TIME + MEMDLY, DEST, A, X) REMARE INSFRANQ С QINPT = QINPT-1 M = NQBVF - 1٢ IF (INS. EQ. NQBUF) 60 TO 31 Dø 30 I = 145,M DØ 30 J= 1,16 Q(I,J) = Q(I+J,J)30 CONTINUE 31 CONTINUE DØ 32 J=1,16 Q(NQBUF,J)=032 CUNDNUE GØ TØ 100 CONTINUE RETURN END





ENTRY XLØAD DEST = IPARI IF (ABUPS (DEST) NE. 1) 60 TO 9 IF (ABUSY (DEST). EQ. 1) GO TOS ABUFUL (DEST) = 1 RETURN ABUSY (DEST)=0 XBUSY (DEST)=0


RETURN

8

9

()

ENTRY XEAV $D\phi$ IO I = 1, NQ BUF JF (Q (I,8). EQ.1) 6\$ T\$ 10 Q(I,8)=1RETURN CONTINUE 10 A=1 B=20000 C = |O|CALL TRAJOLI(A, B, C) RETURN




IN XACON -SPEC OPS HERE HST. For Ć STARE A TEST AUAIL OF INBUS (STURE BUS) IF C AVAIL, SET BUSY. IF NUT, GD TO 100 IF 1F (ADEST (INS, 89).NE.1) GO TO 27 IF (AIBBSY (3). EQ.1) 60 TO 100 AIBBSY(3) = L60 TO 95 27 CINTINUE IN XAEMP C FUR SPEC TEST UPS HERE C IF STORE Ą SHIP DATA TO BUFFER OR Q C DEP. IN STATE OF BUFFER IF (ADEST (INS, 87). NE.1) GO TO 7 IF (SDBA(J,Z), NEIL) GO TO Z NØ STA WAITING. SET PATA IN SDBA C D# 3 I=1.32 1F(SDBA(1, 1). EQ.1) 4+ TO3 50BA (7,1) 21 CAN TINUE 60 70 7 STA WAINNE DATA TAQ, SHIFT JBA 2 GUNNNUE Dy 4 I=1,31 5 DBA (1, +)= 50BA (1+1, 1) 4 S PBA(I,Z) = SDBA(I+1,Z)50BA (32, 1)=0 5 DBA (32, 2)=0 D\$ 50 INS = 1, NQBUF IF (Q(INS, 3).NE.I) GOTO SO IF (Q(INS, 4). NE.1) 60 TV 50 IF (Q(INS, 9). EQ.1) 60 TV 50 178 Q(1N5,9)=1 L. Conway Archives GO TO 7 50 CONTINUE CALAN JUE


L \$1 \$9 **Sevinor** 0 = (2'2E) #9 45 L, Conway 2084 (35'1) = 0 6L1 208W(1'2) = 208W(1+1'2)05 24 202 = 1'5 18'1 = 105 ØQ T= (6'N1) 0 1 (2084 (1'1) . NE. I) 64 T4 6 16((O(IN'3)'NE'1) . 06 . (O(IN'H) . NE.I)) 64 TO 7 CET DATA OR SET WAIT STORE A E (XDE2 L (INZGER) ED I) O (IN 12) = 5ES 16 (20 (IN'S) NET) CO 10 83 REGEL NXRED 2 Ø C TE ((& (11) E & 1) + 40. (& (1) 3) E & 1) IE (XDERL (IN2' 80) EQ - 1) O((N'3) = 1 1=(2'NI) O (T. 03) EST) O(IN'S) 7+ (X\$8N , (L'NI)) (AH = (9'HI) (111) = XROFF (1N2,6) IF (Q, LIN, 4), NE. 2) Q (IN, 5) = 1 (4'SNI) = XONE(1N2) T) = KONEECINS'T) (0'0 b'el+awil' AUA) asher THO (LE SNE)ISTEX) AND (TIEN (b8'SNI) JASX)) JI BUSUR TT SHE SHE STE LEXL FOR SBEC OLS IN XXEWS JUNTINGS 12 IF (QINPT. OT. NOBUE) 64 TP 100 TF ((xspr(1NS, 89).NE.1) AND. (xDEST (NS, 89).NE.1) AV D. (xDEST (NS, 89).NE.1) PIS' LEZT BABILABILITY OF QUENE -1 spec ors HERE 1237 NOOXX NI


6 WNTINVE AVAIL. SET FIRST FREE WAIT BIT TA NOT I = 1, 31Dø 4 (IF (SD BA (I, 2). EQ. 1) 60 T\$ 4 SDBA(I,2) = 160 TO 7 CANTINUE A = 1 B=20000 C=102 CALL TROUBL (A, B, C) **AUNTINUE** ICNORE STURACE AS DEST IF (REG. E2. 89) 64 TO 10 IN XXRET IGNORE LIS BUSES IF ((BUS.EQ. 5). JR. (BUS. EQ. 6)) GO TO 10 <u>1997 - 60 (5</u>


180 L. Co**nway** Archives

VICHIVES L. CONWAY 181 4905 da + 7:75 P (1'1) D nu varae 425 MUA HLAC 13+24 +51 MJ T T=(1'1) 4305 f! (2) 0= (21)+ (11) +005 I=(14) 4005 JI 2 TIAW JIAVA TEI tag 4895 DIN ++175 Q=(21)+(11)4805 +0/ Atta mold tells as i - if yours T = (2'L) 4965 f! (1) I = (Z'I) 48.45 +1 **,**@ A of rinks & THIND = IND fas 3c+=cNL-rbut votres Tog O 5 IND WHICH I 2 (2) If weiting cut <0 Deer cut verse wig INCR withy CNT Quo ATZ +21 ret dona O ET Within FI OZINP Rifting H 0 INTOE 30551 TEAND DINALD II NWAY O 71 SORA AVAIN A X AVALTOR シモエシの JW3X quiz f 1'5 H JOALS HAGS











ARR. OF BATA





Back Up Registers BU Busy BU Full Pass wait for all was to finish! repoce: Ran BU Full tion (13) の ا= معنى Frient - Bin Poss = 1 BUFIL = 0 BU Busy - 0 fe Courro roagin X pass BU Bucy = 1 ری لا = الا an C = - 0 Front e- data Bue Sot. wait Cheal succi BY CUL C.I Pass = 0 Bil Busy e-1 BURDER 186 L. Conway Archives

L. Conway 281 (leaver atte si) en judnetetro such ar legels externe color (7 ville juno -i socherer loal (2 loal wellst tawn lewige tab - (• ° ° 00001 Beer 5.000 100 (5,205 -> (5007) (tra Feart) expe 1001 (ann Parloc 0'0'0 Seitim' (3,05 2) stol 0'0'1 8007 (south and site acos Out peud (co l'elinday **e**),

X unit A-mit Busy, Full, Pass Repl 1 Repl Z 1 bood 1 Lood Z 000 S' 100 001 R, 110 i o i lementer and the little and I and the to the the hence only 000 possible : eldining white E lla : topartitin bud to

stans milds 72-2 split people

shines they are a - 1 when the processing

188 L. Conway Archives

SKIP EXECUTION

I INTLK: One skip at a time. Execute in order with respect to all starred ops, skips.

> i.e. USE SKIP OP THG, SKIP FLAG THG as mutual interlocks. Nø skip can pass FLAGGED OPS, NO FLAGGED ØPS MAY PASS A SKIP, SKIPS IN ORDER.

INTERLOCK ON CONDITIONS AVAILABLE.

X: INTLK ON SHT AVAIL (NEXT SR =0) A: INTLK ON SHT RESOLVED (NEXT SR = 1)

I EXECUTION:

1000

1

-

X : PLACE SR, STOR ST; INCR X PRINTER A : CLEAR SR, ST; INCR A PRINTER

ALL STARRED OPS: IF NO PRECEDING SKIP OPS ON SCAN: (i) IF ST = L, NOP AND MARK GOD THE STARRED OPS (i) (ii) IF ST = O, REMOVE SKIP FLAG AT END OF CYCLE (SCAN)

> 189 L. Conway Archives

EXECUTION OF EXIT INSTRUCTIONS

(A4X UNITS)

- I INTLK + GO: EXITS ONE AT A TIME AND IN ORDER. DO THIS WITH SPECIAL INTLK BIT IN X(A)BUFF FOR EXITS WHICH INTLKS ALL CODE BELOW. EXITS INTLK ON ANY BRANCHES ABOVE. INTLK ON ER. INTLK ON NORMAL 5, BUS, FAC.
- I EXECUTION : (i) AT END OF .1 SCAN CHECK FOR ANY NEGE EXITS IN STACK. IF ANY SET XHOLDS/AHOLDS) TO ONE. OTHERWISE ZERG

(ii) ALSO AT END OF .1 SCAN, CHECK FOR GØ EXIT WITH ET. IF ANY, SET XFRCT (AFRCT) TØ ONE - OTHERWISE ZERØ.


(III) IF ET EXECUTION PERF BY MERELY
GOING AT END OF CYCLE. THUS INTLK ON
GPS BELØW IS GØNE AT NXT CYCLE
(IV) IF ET, NØP AND MARK GØ AT END
OF I SCAN ALL ØPS BELØW EXIT.

L. Conway	
Archives	


190

3/27/67 BRANCH & EXIT HANDLING NEW BRANCH INST INTK T. BRANCH INFO A. ALL BOS INST'S HAVE COMMON DEST (EHT B. ALL BOS INST'S USE COMMON OUT (RETURN) BUS (TO EHT) CONTENDER LONG BOS STACK INTK & BUS ADD LONG BOS LONG BOS SHORT BOS TEST COND EBA DEST INTE OUT BUS INTE INTE BUS SHORT BOS TEST COND & EBA IF LONG BOS IS UNSUCCESSFUL SHORT BOS COULD BE STARTED ONE CYCLE SOONER, WITH THE PROPER SELECTION OF BRANCH RESULTS, UP TO THREE BOS'S COULD BE EXECUTED PER CYCLE, (MUST MAINTAIN ORDER, CONDITIONAL INTES) EXIT INST INTK II. A. ALL EXITS INST'S HAVE COMMON SOURCE (EHT) III SPECIAL INTK A. ALL CODE BELOW AN EXIT FLAG IS INTR'D. TY EXIT EXECUTION A. CONTENDER ER .1 CYCLE 191 SET EHT . Conway RESET EXIT FLAG I NOP CODE Archives E-RESET EXIT FLAG F-

BRANCH HANDLING (CONT) 3/27/67 EXIT HISTORY TABLE ER Bε ET EBA ER = EXIT RESOLVED BE = BRANCH EXECUTED ET = EXIT TAKEN EBA = LOW ORDER 3 BITS OF THE EFFECTIVE BRANCH ADDRESS. DEFINITIONS : VI 1) BOSC = [CONTENDER EXIT ~ (DISP BOS AHEAD OF IST EXIT DISP EXIT Y ANY CONTENDER BOS) Y [CONTENDER EXIT A ANY CONTENDER BOS AHEAD OF IST CONTENDER EXIT 2) XEP - EXIT PASSED TO X UNIT DISPATCHERS = SEE FLOW - CHART BNOP-3) BNOP CYCLE RST VALID BIT ON ALL DISP & CONTENDER BOS 192 L. Conway Archives



r
XEP=1
YES
[Dute Ent]
CURRENT ER=1 No
Yes
YES CURRENT NO
YES CURRENT NO ET = 1
XEP - O NO Z EXITS IN
XEP - O NO Z EXITS IN SKITEM
YES
XEP-20
•
٥
n na sea anna an seanna an seanna ann an an seanna an seanna an seanna an seanna an seanna an seanna an seanna A
194
L. Conway
L, Conway Archives
3/27/67
$\gamma^{-1} \circ \gamma^{-1} \circ \gamma$



AST BOS INST PRICE TO THE EXIT IS RECOVED TO BE UN SUCCESFUL.

J Ext Instruction

WARD FRAT IS CONSIMPLE WITH MLX, MRP, AXC.

1) Exit In March Stapping

- 2) MIX, MRP, AVC PRIME OF BART IS SHEARED
- 3) Torre Composer Exam There United Frank In Etcoder


195 L. Conway Archives 3/ 17/67 B(68


BRANCH I IMING 2 4 1 Bus ER. ER. EE . ET XFER NO-DP EXIT & = Cyc 1 IN LINE CODE IN B. U .- CONT B.U. -> CONT. DISP. ALLOW BUS XFER. O NO EXIT 2 IN B.U. ER.ET 0 NO-DP IST EXIT = (YC. 1 (NO EXIT) Bus XFEE IN DISP. ALLOW To DISP. = CYC. 2+3 (EXIT) BUS XFER IF EXIT 0 HOLD ZD Ez.Er Ēe Bus. ND-OP EXIT & IN-= CYC. 1B.U. + CONT. LINE CODE IN CONT. INTK. EXIT & FOBCE VAC= O FOBCE BUS XFER ALL CODE EXIT IN BELOW ER ET B.U. (2)NO- OP 1St EXIT. IN. CONT. ALLOWS = (YC. 1 (No ExIT) = CYC. 2C+3C +3D LEXIT IN CONT.) BUS XFER IF No EXIT = CYC. 2 + 3 (No Exit IN CONT, EXIT IN DISP) ER AT BUS XFER TIME, ENTER AT CYC. 3A (ER. Er) OR 3B (ER. E. ĪF 196

L. Conway Archives

BRANCH TIMING ----ERET CYC 3 CYC 5 CYC 4 CYC 2 CYC 1 ASE L (TAKEN) BRANCH RESOLVED BEFORE FOUND EXIT T_{2} ER,ET NOP EXIT & CODE BELOW XFER 1ST BUS Bus To DISP 2 Bus HOLD 2 BUS | XFER 2 Bus To DISP (EBA WORD) BUBBLE - 4P BUBBLE - UP & ENTER NOACODE NEW COVE IN COUT. AVAILABLE FOR BOTH DISP'S GO EMPTY CONTEN JER DEP CODE -> CONT. CASE II BRANCH RESOLVED (TAKEN) AFTER EXIT Ξs FOUND CYC 1 CYC 3 Cyc n+1 CYC 2 crc n BUBBLE - UP & ENTER NOP EXIT & ALL CODE BELOW A INTH EXIT & ALL CODE BELOW 1ST Bus EXIT IN XFER 1ST BUS CONT DISP To BUBBLE - UP & ENTER 2 ND Bus A NEW CODE IN CON HOLD 2 Bus HOLD XFER 2ND BUS (EBA WORD) Disp To A 197 L. Conway Archives

BRANCH EXIT HANDLING 4. IB Bus 1. ANY EXIT ON 1ST BUS STOP 2ND BUS 2. ALLOW IST BUS XFER TO DISPATCHER (HOLD FURTHER BUS XFER B. DISPATCHER (exit pres. + res. 102) 1. IF NO CONTENDER EXIT: A. ER ET - ROT IST EXIT IN EACH DISP (ONLY ONE DISP CAN HAVE EXIT) B. IF NO 2ND DISP EXIT - RELEASE BUG XFER HOLD 2. ERET A. RESET IST EXIT & ALL CODE BELOW B. MASK 1ST EXIT & ALL CODE BELOW FROM DISPATCHER BUBBLE-UP C. RELEASE BUS XFER HOLD (CAN'T FORCE BUS XFER BECAUSE ALL CODE ABOVE EXIT MAY NOT HAVE REACHED .) CONTENDER STACK) CONTENDER 1. INTK 1ST EXIT & ALL CODE BELOW IF ER ALWAYS INTK 2ND EXIT & ALL CODE BELOW 2. ERET A. RESET 1ST EXIT & ALL CODE BELOW B. MASK IST EXIT & ALL CODE BELOW FROM CONTENTION FORCE BUS XFER (1ST & 2 Bus) C, D. PREVENT DISP BUBBLE-UP CODE FROM ENTERING CONTENDER ERET 3. A, RESET IST EXIT B. RELEASE INTK ON ALL CODE BETWEEN IST F 2 ND EXIT (2 PEXIT WILL BECOME 1ST ON NEXT CYCLE) C. IF NO DISP EXIT OR RND CONTENDER EXIT RELEASE BUS XFER HOLD 198 L. Conway Archives





 \bigcirc MX/B NIT X-YS-Xrig X×A A Composes & More to Condition, but () SUNT Jonea O gri Jiturn Decode & bus Overstynd will burg A take mitel offe Conney & H. 201 Conway Archives

L. Conway 202 Jan 67/98/L F.J. L. C. L. C. J. P. Sully C Suddums Giald 2149-<u>-</u>имп-х ... (11/X) Jorotin to Such (MLX) "To + to france for an and the con the T+ X - J Min f + 7 OIS B The second states and all the second states and the second states of the second states and the second states a Study and in the (Wet Content) but Produce Suby Milt i + & (tundbund) it i full mig & + 1+7 With (Half word format) J. & + J. Lill and and so and " July 2 + 1 + 2 Auto Bully 2 + 1 + 5 full ? " ford Filly & Don't - (1×2) ~ + fill Care

HEXADECIMAL ARITHMETIC

NJ								ADDITIC		BLE		е ¹ 14 1		<i>1</i> 9-	-	· · · .	
	0	1	2	3	4	5	6	7	8	9];.	A	B	С	D .	ŧ	F	
	1	02	03	04	05	06	07	08	09	0 A ,	. 08	°C .	0D	OE	OF	10	
	2	03	04	05	06	07	08	09	0A	C5	JC	• OD	. OE	- OF 🕺	10	tt 👌	-
	3	04	05	06	07	08	09	0A	OB	0C	OD	OE	OF	iO	ŕŕ	12	.
	4	05	06	07	08	09	0A	OB	0C	-0D	OE	OF	10	11	12	13	
	5	06	07	08	09	0 A	OB	<u>ос</u>	QD	OE	OF	10	11	12.	13	14	
	6	07	08	09	OA	08	0C	0D	OE	OF	10	11	12	13	.14	15	
	7	08	09	0A	OB	<u>ос</u>	0D	OE ·	OF	10	11	12	13	14	15	16]
	8	09	0A	OB	0C	0D	OE	OF	10	11 -	12	13	14	15	_ 16 _	17	1.
х. 1	9	0A	OB	0C	0D	0E	OF	10	11	12	3.	4	াই	16	17	18	
	A	OB	0C	0D	OE	0F	10	-11	12	13	14	:15	16	17	18	19	1
	В	0C	0D	OE	0F	10	11	12	13	: 14	15	16	Ţ	18	19	1A	
	с	0D	OE	0F	10	11	12	13	14	15	16	17	: ~19	15	14	1B.	
	D	OE	OF	10	11	12	13	14	15	16	37	8		14	18	ี้ าต่	
	E	OF	10	11	12	13	14 [,]	15	16	17	18	19	14	15	10	70	
3	F	10	11	12	13	14	15	16	ä 17	18	19	TA	∃ 18	70	1D_	٦E،	
1 e 1					L			l			1			,	· · · · ·	Same and	÷

		•			م دید د	MULTIR	Ligati (ONLA	5 .		-	******		
1	2	3	4	5	6	7	8	4 -	A	В	C.	D	E	E.e.
2	04	06	08	0A	0C	OE	10 .4.	12	14	16	18	14	1C	NE .
3	06	09	oc	0F	12	15	: 18	13.19	T. IE	21	24	27	2A	20
• 4	08	0C	10	14	, 18	IC	- 20	342×	28	2 Č	30	34	38	3C
5	0A	OF	14	19	1E	23	. 28	拼	32	37	3C	SAT .	46	4 B
6	0C	12	18	IE	24	2A	30	36		42	48	- 4E	54	5 A ^E
7	OE	15	1C	23	2A ·	31	38	3F	46	4D	54	5 B	62	69
8	10	18	20	28	30	38	40	48	50	58	60	68	70	∛`78
9	12	1B	24	2D	36	3F	48	- 51	58	63	6C	75 ^{46 f}	7E	87
A	ī4	16	28	32	3C	46	50	5A		6E	78	82 177	8C	96 1
В	16	21	2C	37	42	4D	58	63	-	79	84 , ,	8F;	9A-	A 45
с	18	24	30	3C	48	54	× 60	6C.	78	84	. 90	1.1	84	84
D	1A	27	34	41	4E ;	-5B	68	75		8P	9C	49	Bó	C3 (
ΎΕ	10	2A	38	46	54	62	70	5 7E	-	9A	. A8	Bó	C4	- D2'+
.F.	18	2B	3C	4 B	5 A	69	78	87		'A5	84	C3*	D2	EI

20

L. Conway Archives

98

Å

7

Appendix D. Powers of Two Table

2"

704 L. Conway Archives Appendix D 135

1

PROG 5172 = 370,000 By kr 1) Reduce PROG TO 500x30: will asily yould = 30,000 Byty 2) Make TAGS 167/2 mshall of 1/2 wind : will y tell 256 × 70/2 = 8960 by with some prog problems MAKE ØBUF 167te motel of 3 1/2 word. This will the some experimenting but yields : _ 35800/2 = 17900 byts TOTAL POSS REDUCTION BY COMMON 56,860 Bytes REDUCTION 3

205 . Conway Archives

Appendix E. Hexadecimal-Decimal Conversion Table

The table in this appendix provides for direct conversion of decimal and hexadecimal numbers in these ranges:

HEXADECIMAL 000 to FFF For numbers outside the range of the table, add the following values to the table figures:

HEXADECIMAL	DECIMAL
1000	4096
2000	8192
3000	12288

HEXADECIMAL	DECIMAL
4000	16384
5000	20484
6000	24576
7000	28672
8000	32768
9000	36864
A000	40960
B000	45056
C000	49152
D000	53248
E000	57344
F000	61440

¢

														1.11		
	0	1	2	3	4	5	6	7	8	9	A	в	c	D	E	F
000	0000	0001	0002	0003	0004	0005	0006	0007	0008	0009	0010	0011	0012	0013	0014	0015
10	0016	0017	0018	0019	0020	0021	0022	0023	0024	0025	0026	0027	0028	0029	0030	0013
20 30	0032	0033	0034	0035	0036	0037	0038	0039	0040	0041	0042	0043	0044	0045	0046	0047
	0048	0049	0050	0051	0052	0053	0054	0055	0056	0057	0058	0059	0060	0061	0062	0063
40	0064	0065	0066	0067	0068	0069	0070	0071	0072	0073	0074	0075	0076	0077	0078	0079
50	0080	0081	0082	0083	0084	0085	008 6	0087	0088	0089	0090	0091	0092	0093	0094	0019
60 70	0096	0097	0098	0099	0100	0101	0102	0103	0104	0105	0106	0107	0108	0109	0110	0111
70	0112	0113	0114	0115	0116	0117	0118	0119	0120	0121	0122	0123	0124	0125	0126	0127
SO	0128	0129-	0130	0131	0132	0133	0134	0135	0136	0137	0138	0139	0140	0141	0142	0143
90	0144	0145	0146	0147	0148	0149	0150	0151	0152	0153	0154	0155	0156	0157	0142	0143
AO BO	0160	0161	0162	0163	0164	0165	0166	0167	0168	0169	0170	0171	0172	0173	0174	0175
	0176	0177	0178	0179	0180	0181	0182	0183	0184	0185	0186	0187	0188	0189	0190	0191
C0	0192	0193	0194	0195	0196	0197	0198	0199	0200	0201	0202	0203	0204	0205	0206	0207
D0	0208	0209	0210	0211	0212	0213	0214	0215	0216	0217	0218	0219	0220	0203	0208	0207
EO FO	0224	0225	0226	0227	0228	0229	0230	0231	0232	0233	0234	0235	0236	0237	0238	0223
	0240	0241	0242	0243	0244	0245	0246	0247	0248	0249	0250	0251	0252	0253	0254	0255
00	0256	0257	0258	0259	0260	0261	0262	0263	0264	0265	0.200	0007				
10	0272	0273	0274	0275	0276	0277	0202	0203	0284	0285	0266 0282	0267	0268	0269	0270	0271
20	0288	0289	0290	0291	0292	0293	0294	0295	0296	0281	0282	0283 0299	0284	0285	0286	0287
30	0304	0305	0306	0307	0308	0309	0310	0311	0312	0313	0298	0299	0300 0316	0301	0302	0303
10	0320	0321	0322	0323	0324	0325	0326	0327	0328					0317	0318	0319
50	0336	0337	0338	0339	0340	0341	0342	0343	0328	0329 0345	0330 0346	0331	0332	0333	0334	0335
50	0352	0353	0354	0355	0356	0357	0358	0359	0344	0345	0346	0347 0363	0348	0349	0350	0351
10	0368	0369	0370	0371	0372	0373	0374	0375	0376	0377	0378	0363	0364 0380	0365	0366*	
ko	0384	0385	0386	0387	0388	0389	0390	0391	0392					0381	0382	0383
0	0400	0401	0402	0403	0404	0303	0390	0391	0392	0393 0409	0394	0395	0396	0397	0398	0399
10	0416	0417	0418	0419	0420	0403	0400	0407	0408	0409	0410	0411	0412	0413	0414	0415
30	0.432	0433	0434	0435	0436	0437	0438	0425	0424	0425	0426 0442	0427 0443	0428	0429	0430	0431
20	0448	0449	0450	0451	0452	0453	0454					-	0444	0445	0446	0447
20	0464	0465	0466	0467	0452	0455	0454 0470	0455 0471	0456	0457	0458	0459	0460	0461	0462	0463
EO	0480	0481	0482	0483	0484	0409	0470	0471 0487	0472 0488	0473	0474	0475	0476	0477	0478	0479
70	0496	0497	0498	0499	0500	0501	0400	0487	0488	0489	0490	0491	0492	0493	0494	0495
							0002		0004	0505	0506	0507	0508	0509	0510	0511

L. Conway Archives

	5D0 5E0 5F0	590 580 580	550 560 570	510 520 530	4C0 4E0 4F0	480 490 4B0	440 460 470	400 410 420 430]		3E0	390 3B0	380	340 350 370	300 310 320 330	2C0 2E0 2F0	280 290 2A0 2B0	240 250 270	200 210 230]
	1472 1488 1504 1520	1408 1424 1440 1456	1344 1360 1376 1392	1280 1296 1312 1328	1216 1232 1248 1264	1152 1168 1184 1200	1088 1104 1120 1136	1024 1040 1056 1072	0	1 2000	0976 1008	0912 0928 0944	0896	0832 0848 0864 0880	0768 0784 0800 0816	0704 0720 0736 0752	0640 0656 0672 0388	0576 0592 0608 0624	0512 0528 0544	0
	1473 1489 1505 1521	1409 1425 1441 1457	1345 1361 1377 1393	1281 1297 1313 1329	1217 1233 1249 1265	1153 1169 1185 1201	1089 1105 1121 1137	1025 1041 1057 1073	H	1000	0993 1009	0913 0945	0897	0833 0865 0881	0769 0785 0801 0817	0721 0721 0737 0753	0641 0657 0689	0577 0609 0625	0513 0545 0561	H
	1474 1490 1506 1522	1410 1426 1442 1458	1340 1362 1378 1394	.28 <u>2</u> .298 .314 .30	1218 1234 1250 1250	1154 1170 1186 1202	1090 1106 1122 1138	1026 1042 1058 1074	ю	1010	0902 0978 1010	0914 0930	8680	0834 0850 0850	0770 0786 0802 0818	0706 0722 0738 0754	0642 0658 0674	0578 0594 0610 0626	0514 0530 0562	12
	1475 1491 1507 1523	1411 1427 1443 1459	1363 1363 1379	1283 1299 1315 1331	i219 1235 1251 1267	1155 1171 1187 1203	1091 1107 1123 1139	1027 1043 1059 1075	ω	TTAT	0979 095	0915 0931 0947	0899	0835 0851 0883	0771 0787 0803 0819	0707 0723 0739 0755	0643 0659 0675 0691	0579 0611 0627	0515 0531 0563	ω
	1476 1492 1508 1524	1412 1428 1444 1460	1348 1364 1396	1284 1300 1316 1332	1220 1236 1252 1268	1156 1172 1188 1204	1092 1108 1124 1124 1140	1028 1044 1060 1076	4	7101	0996 0860 0860	0916 0932 0948	0900	0836 0852 0853	0772 0788 0804 0820	0708 0724 0740 0756	0644 0660 0676 0692	0580 0612 0628	0516 0532 0564	4
	1477 1493 1509 1525	1413 1429 1445 1461	1349 1365 1381 1397	1285 1301 1317 1333	1221 1237 1253 1269	1157 1173 1189 1205	1093 1109 1125 1141	1029 1045 1061 1077	σ	CTAT	0981 0997	0917 0949	0901	0853 0853	0773 0789 0805 0821	0709 0725 0741 0757	0645 0661 0693	0581 0613 0629	0517 0533 0565	J. Cr
	1478 1494 1510 1526	1414 1430 1446 1462	1350 1366 1382 1398	1286 1302 1318 1334	1222 1238 1254 1270	1158 1174 1190 1206	1094 1110 1126 1142	1030 1046 1062 1078	6	FTOT	0982 0998	0918 0934 0950	2090	0838 0854 0386	0774 0790 0806 08 <u>22</u>	0710 0726 0742 0758	0646 0662 0678 0694	0598 0614 0630	0518 0534 0566	6
	1479 1495 1511 1527	1415 1431 1447 1463	1351 1367 1383 1399	1287 1303 1319 1335	1223 1239 1255 1271	1159 1175 1191 1207	1095 1111 1127 1143	1031 1047 1063 1079	7	CLOT	1015 0999	0915 0951	0903	0839 0855 0887	0775 0791 0807 0823	0711 0727 0743 0759	0647 0663 0695	0583 0615 0631	0535 0535 0567	- 1
	1480 1496 1512 1528	1416 1432 1448 1464	1352 1368 1384 1400	1288 1304 1320 1336	1224 1240 1256 1272	1160 1176 1192 1208	1096 1112 1128 1128 1144	1032 1048 1064 1080	œ	OTOT	0905 1000	0920 0952	0904	0840 0856 0888	0776 0792 0808 0824	0712 0728 0744 0760	0648 0664 0680	0584 0600 0616 0632	0520 0552 0568	8
	1481 1497 1513 1529	1417 1433 1449 1465	1353 1369 1385 1401	1289 1305 1321 1337	1225 1241 1257 1273	1161 1177 1193 1209	1097 1113 1129 1145	1033 1049 1065 1081	9	1101	1017 1001	0921 0937	0905	0841 0857 0889	0777 0793 0809 0825	0713 0729 0745 0761	0649 0665 0697	0585 0601 0633	0521 0553 0569	9
	1482 1498 1514 1530	1418 1434 1450 1466	1354 1370 1386 1402	1290 1306 13 <u>22</u> 1338	1226 1242 1258 1274	1162 1178 1194 1210	1098 1114 1130 1146	1034 1050 1066 1082	A	OTOT	1002	0922 0954	0906	0858 0858 0874	0778 0754 0810 0826	0714 0730 0746 0762	0650 0666 0698	0586 0602 0634	0522 0538 0570	Δ
	1483 1499 1515 1531	1419 1435 1451 1467	1355 1371 1387 1403	1291 1307 1323 1339	1227 1243 1259 1275	1163 1179 1195 1211	1099 1115 1131 1147	1035 1051 1067 1083	в	RINT	1003 1003	0923 0955	0907	0845 0875 0875	0779 0795 0811 0827	0715 0731 0747 0763	0651 0683 0699	0603 0619 0635	0523 0571 0571	B
	1484 1500 1516 1532	1420 1436 1452 1468	1356 1372 1388 1404	1292 1308 1324 1340	1228 1244 1260 1276	1164 1180 1196 1212	1100 1116 1132 1148	1036 1052 1068 1084	n	0201	0988 1004	0924 0940	0908	0844 0860 0876 0892	0780 0796 0812 0828	0716 0732 0748 0764	0652 0668 0700	0588 0604 0636	0524 0540 0572	C
A	1485 1501 1517 1533	1421 1437 1453 1469	1357 1373 1389	1293 1309 1325 1341	1229 1245 1261 1277	1165 1181 1197 1213	1101 1117 1133 1149	1037 1053 1069 1085	ъ	1021	0989 1005	0925 0941	6060	0845 0877	0781 0797 0813 0829	0717 0733 0749 0765	0653 0685 0701	0589 0605 0621 0637	0525 0541 0573	פ
	1486 1502 1518 1534	1422 1438 1454 1470	1358 1374 1390 1406	1294 1310 1326 1342	1230 1246 1262 1278	1166 1182 1198 1214	1102 1118 1134 1150	1038 1054 1070 1086	म	1022	1006 1006	0926 0942 0958	0910	0846 0862 0878	0782 0798 0814 0830	0718 0734 0750 0766	0654 0670 0702	0606 0622 0638	0526 0542 0574	म
i i		1423 1439 1455 1471	1359 1375 1391 1407	1295 1311 1327 1343	1231 1247 1263 1279	1167 1183 1199 1215	1103 1119 1135 1151	1039 1055 1071 1087	Ŧ	1023	1007	0927 0959	0911	0847 0863 0879	0783 0799 0815 0831	0719 0735 0751 0767	0655 0671 0703	0607 0623 0639	0527 0543 0575	F
	1 2																			

 \mathcal{F}

.

•

•

6-) a yeer

.

L. Conway Archives

ीत्र सामिक्स हो है। इ.स. मार्ग के स्ट्रिस के स्ट्रिस के स्ट्रिस के स्ट्रिस के स्ट्रांस के स्ट्रांस के स्ट्रांस के स्ट्रांस के स्ट्रा

ŧ

		1							6								6	-9
138	9000 9000 9000 9000	980 990 9A0 9B0	940 950 960 970	900 910 920 930	8C0 8D0 8E0 8F0	880 890 8A0 8B0	850 850 870	800 810 820 830		7C0 7D0 7E0 7F0	780 790 7A0 7B0	740 750 770	700 710 720 730	6C0 6E0 6F0	6S0 690 6B0	640 650 670	610 610 620	
	2496 2512 2528 2544	2432 2448 2464 2480	2368 2384 2400 2416	2304 2320 2336 2352	2240 2256 2272 2288	2176 2192 2208 2224	2112 2128 2144 2160	2048 2064 2080 2096	0	1984 2000 2016 2032	1920 1936 1952 1968	1856 1872 1888 1904	1792 1808 1824 1840	1728 1744 1760 1776	1664 1680 1696 1712	1600 1616 1632 1648	1536 1552 1568 1584	0
	2497 2513 2529 2545	2433 2449 2465 2481	2369 2385 2401 2417	2305 2321 2337 2353	2241 2257 2273 2289	217 7 2193 2209 2225	2113 2129 2145 2161	2049 2065 2081 2097	н	1985 2001 2017 2033	1921 1937 1953 1969	1857 1873 1889 1905	1793 1809 1825 1841	1729 1745 1761 1777	1665 1681 1697 1713	1601 1617 1633 1649	1537 1553 1569 1585	-
	2498 2514 2530 2546	2434 2450 2466 2482	2370 2386 2402 2418	2306 2322 2338 2354	2242 2258 2274 2290	2178 2194 2210 2226	2114 2130 2146 2162	2050 2066 2082 2098	ເວ	1986 2002 2018 2034	1922 1938 1954 1970	1858 1874 1890 1906	1794 1810 1826 1842	1730 1746 1762 1778	1666 1682 1698 1714	1602 1618 1634 1650	1538 1554 1570 1586	22
·	2499 2515 2531 2547	2435 2451 2467 2483	2371 2387 2403 2419	2307 2323 2339 2355	2243 2259 2275 2291	2179 2195 2211 2227	2115 2131 2147 2163	2051 2067 2083 2099	ω	1987 2003 2019 2035	1923 1939 1955 1971	1859 1875 1891 1907	1795 1811 1827 1843	1731 1747 1763 1779	1667 1683 1699 1715	1603 1619 1635 1651	1539 1555 1571 1587	ω
	2500 2516 2532 2548	2436 2452 2468 2484	2372 2388 2404 2420	2308 2324 2356	2244 2260 2276 2292	2180 2196 2212 2228	2116 2132 2148 2164	2052 2068 2084 2100	4	1988 2004 2020 2036	1924 1940 1956 1972	1860 1876 1892 1908	1796 1812 1828 1844	1732 1748 1764 1780	1668 1684 1700 1716	1604 1620 1636 1652	1540 1556 1572 1588	4
	2501 2517 2533 2549	2437 2453 2469 2485	2373 2389 2405 2421	2309 2325 2341 2357	2245 2261 2277 2293	2181 2197 2213 2229	2117 2133 2149 2165	2053 2069 2101	5	1989 2005 2021 2037	1925 1941 1957 1973	1861 1877 1893 1909	1797 1813 1829 1845	1733 1749 1765 1781	1669 1685 1701 1717	1605 1621 1637 1653	1541 1557 1573 1589	σ
	2502 2518 2534 2550	2438 2454 2470 2486	2374 2390 2406 2422	2310 2326 2342 2358	2246 2262 2278 2294	2182 2198 2214 2230	2118 2134 2150 2166	2054 2070 2102	6	1990 2006 2022 2038	1926 1942 1958 1974	1862 1878 1894 1910	1798 1814 1830 1846	1734 1750 1766 1782	1670 1686 1702 1718	1606 1622 1638 1654	1542 1558 1574 1590	6
	2503 2519 2535 2551	2439 2455 2471 2487	2375 2391 2407 2423	2311 2327 2343 2359	2247 2263 2279 2295	2183 2199 2215 2231	2119 2135 2151 2167	2055 2071 2087 2103	7	1991 2007 2023 2039	1927 1943 1959 1975	1863 1879 1895 1911	1799 1815 1831 1847	1735 1751 1767 1783	1671 1687 1703 1719	1623 1639 1655	1543 1559 1575 1591	7
	2504 2520 2552	2440 2456 2472 2488	2376 2392 2408 2424	2312 2328 2344 2360	2248 2264 2280 2296	2184 2200 2216 2232	2120 2136 2152 2168	2056 2072 2088 2104	∞	1992 2008 2024 2040	 1928 1944 1960 1976 	1864 1880 1896 1912	1800 1816 1832 1848	1736 1752 1768 1784	1672 1688 1704 1720	1608 1624 1640 1656	1544 1560 1576 1592	œ
	2505 2521 2537 2553	2441 2457 2473 2489	2377 2393 2409 2425	2313 2329 2345 2361	2249 2265 2281 2297	2185 2201 2217 2233	2121 2137 2153 2169	2057 2073 2105	9	1993 2009 2025 2041	1929 1945 1961 1977	1865 1881 1897 1913	1801 1817 1833 1849	1737 1753 1769 1785	1673 1689 1705 1721	1609 1625 1641 1657	1545 1561 1577 1593	ω
	2506 2522 2538 2554	2442 2458 2474 2490	2378 2394 2410 2426	2314 2330 2346 2362	2250 2266 2282 2298	2186 2202 2218 2234	2122 2138 2154 2170	2058 2074 2090 2106	A	1994 2010 2026 2042	1930 1946 1962 1978	1866 1882 1898 1914	1802 1818 1834 1850	1738 1754 1770 1786	1674 1690 1706 1722	1610 1626 1642 1658	1546 1562 1578 1594	
	2507 2523 2539 2555	244 3 2459 2475 2491	2379 2395 2411 2427	2315 2331 2347 2363	2251 2267 2283 2299	2187 2203 2219 2235	2123 2139 2155 2171	2059 2075 2091 2107	ß	1995 2011 2027 2043	1931 1947 1963 1979	1867 1883 1899 1915	1803 1819 1835 1851	1739 1755 1771 1787	1675 1691 1707 1723	1611 1627 1643 1659	1547 1563 1579 1595	æ
	2508 2524 2556	2444 2460 2476 2492	2380 2396 2412 2428	2316 2332 2348 2364	2252 2268 2284 2300	2188 2204 2220 2236	2124 2140 2156 2172	2060 2076 2092 2108	ი	1996 2012 2028 2044	1932 1948 1964 1980	1868 1884 1900 1916	1804 1820 1836 1852	1740 1756 1772 1788	1676 1692 1708 1724	1612 1628 1644 1660	1548 1564 1596	n
	2509 2525 2541 2557	2445 2461 2477 2493	2381 2397 2413 2429	2317 2333 2349 2365	2253 2269 2285 2301	2189 2205 2221 2237	2125 2141 2157 2173	2061 2077 2093 2109	a	1997 2013 2029 2045	1933 1949 1965 1981	1869 1885 1901 1917	1805 1821 1837 1853	1741 1757 1773 1789	1677 1693 1709 1725	1613 1629 1645 1661	1549 1565 1581 1597	E
	2510 2526 2542 2558	2446 2462 2478 2494	2382 2398 2414 2430	2318 2334 2350 2366	2254 2270 2286 2302	2190 2206 2222 2238	2126 2142 2158 2174	2062 2078 2094 2110	ы	1998 2014 2030 2046	1934 1950 1966 1982	1886 1902 1918	1806 1822 1838 1854	1742 1758 1774 1790	1678 1694 1710 1726	1614 1630 1646 1662	1550 1566 1582 1598	ы
<u>≯</u> .	2511 2527 2543 2559	2447 2463 2479 2495	2383 2399 2415 2431	2319 2335 2351 2367	2255 2271 2287 2303	2191 2207 2223 2239	2127 2143 2159 2175	2063 2079 2095 2111	F	1999 2015 2031 2047	1935 1951 1967 1983	1871 1887 1903 1919	1807 1823 1839 1855	1743 1759 1775 1791	1695 1695 1711 1727	1615 1631 1647 1663	1551 1567 1583 1599	म
Archives)														.,			
s A O	°C)	,	,					(0					8	•)

m

analan ka

1

	DF0	DD00 CF0 CC80	CC50 CC50 CC50 CC50 CC50 CC50 CC50 CC50	B00 B10 B20 B20 B20 B20 B20 B20 B20 B20 B20 B2	A00 A10 A20 A20 A20 A20 A20 A20 A20 A20 A20 A2
	$\begin{array}{c} 333333333333333333333333333333333333$	3200 3216 3232 3248 3264 3280 3296 3296 3296 3312 3312 3344 3360 3376	0 3072 3088 3104 3120 3136 3152 3184	2816 2832 2832 2848 2864 2866 2912 2928 2928 2928 2928 2928 29528 3024 3024 3024	0 2560 2576 2576 2576 2572 2608 2608 2656 2672 2672 2672 2672 27704 2775 27754 27784 27784 27784
	3393 3425 3441 3441 3447 3447 3457 3489 3505 3505 3553 3553 3553	3201 3217 3233 3249 3265 3265 3281 3297 3313 3361 3377	1 3073 3089 3105 3121 3137 3153 3169 3185	2817 2833 2849 2865 2881 29897 2913 2929 2945 2945 2993 3009 3025 3041	1 25561 25577 2593 2609 2689 2689 26857 2685 2705 2705 2705 27753 27753 27753 27753
	3391 3410 3426 3442 3442 3442 3442 3442 3442 3442	3202 3218 3250 3250 3256 3256 3266 3298 3314 3314 3314 33162 3362	2 3074 3090 3106 3122 3138 3154 3154 3154 3154	2818 2834 2850 2866 2882 2914 2914 2914 2914 29578 29578 29578 29578 29578 29578 29578 29578 29578 29578 29578 29578 29578 29578 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20582 20592 20582 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 20592 200	2 25562 25578 25584 25584 2610 2626 2658 2658 2658 2658 2658 2658 2658
	3395 3427 3427 3443 3443 3443 3443 3443 3459 3475 3475 3475 3475 3457 3557 3555	3203 3210 3251 3267 3283 3283 3283 3299 3315 3315 3347 3363	3 3075 3091 3107 3123 3139 3155 3171 3155 3171 3187	2819 2835 2851 2867 2883 2889 2915 2931 2947 2947 2953 2953 3027 3027 3027	3 25563 25595 25595 25595 2611 26627 26627 26659 26659 26659 26659 26659 26659 26659 26659 27657 27707 27739 27755 27755 27755 27755 27755 27755 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 277577 277577 2775777 277577777777
	3396 3412 3428 3444 3444 3460 3460 3476 3476 3476 3528 3528 3528 3556	3204 32204 3252 3252 3268 3316 33268 3316 33268 33268 33268	4 3076 3092 3108 3124 3140 3156 3156 3156 3158	2820 2836 2852 2868 2900 2916 2932 2948 2964 2936 29964 2930 29964 2930 29964 3012 3012 3044	4 2564 2580 2580 2612 2628 2660 2660 2660 2660 2660 2660 2670 27708 27724 27740 27758 27758
	3397 3413 3429 3445 3461 3445 3461 3461 3477 3461 3493 3509 3525 3557	3205 3221 3253 3269 3269 3365 17 3365 3365	5 3077 3093 3109 3125 3141 3157 3157 3173 3189	2821 2837 2853 2869 2901 2933 2935 2935 2935 2935 2935 2935 2935	5 2565 2581 2597 2613 2613 2613 2613 2613 2613 2617 2613 2617 2613 2617 2613 2709 2725 2741 2757 2753 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27751 27757 27757 27751 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 27757 277577 277577 277577 2775777 277577777777
	3398 3414 3430 3446 3446 3446 3446 3462 3478 3478 3478 3478 3478 3510 3526 3558	3206 3222 3222 3254 3254 3256 3302 3318 3336 3336 3350	6 3078 3094 3110 3126 3142 3158 3158 3174 3190	2822 2832 2832 2870 2870 2990 29918 2992 29934 29950 29958 29958 29958 29958 29958 29958 29958 29958 29958 29958 2005 29958 2005 2005 2005 2005 2005 2005 2005 20	6 25566 25588 25598 2614 2630 2662 2662 2662 2662 2662 2662 2662
	3309 3415 3431 3447 3447 3447 3447 3447 3447 3447	3223 3223 3255 3271 3287 3303 3319 3335 3351 3367	7 3079 3095 3111 3127 3143 3159 3159 3155 3191	2823 2823 2835 2871 2987 2993 2995 2995 2995 2995 3015 3047 3063	7 2567 2583 2593 2615 2615 2663 2663 2663 2663 2679 2695 2711 2775 2743 2775 2775 2775 2775
	3400 3416 3418 3418 3448 3464 3480 3512 3512 3528 3550	3208 32240 3256 3272 3272 3304 3320 3352 3368 3384	8 3080 3112 3128 3144 3160 3176 3192	2824 2840 2840 2875 2875 29858 2904 2936 2936 2936 2955 2968 2968 3000 3016 3016	8 2568 2600 2616 2632 2648 2664 2664 26664 26664 26664 26664 26664 26666 2712 27248 27746 27742 27742 27742 27792 2808
	3401 3417 3413 3443 3445 3445 3465 3465 3465 3481 3497 3513 3513 3513 3551	3209 3225 3257 3257 3257 3257 3257 3325 3325	9 3081 3097 3113 3129 3145 3145 3161 3177 3161 3177	2825 2841 2841 2841 2857 2857 2985 2995 2995 2995 2995 2995 2995 2995	9 2569 2601 2617 2617 2633 2649 2649 2685 2685 2685 2713 2713 2715 2715 2715 2715 2715 2715 2715 2715
	3402 3418 3434 3450 3450 3466 3466 3466 3468 3498 3514 3514 3514 3550	3210 3226 3258 3274 3290 3306 3326 3328 3338 3354	A 3082 3098 3114 3130 3146 3146 3146 3162 3162 3178 3194	2822 2842 2842 2842 2842 2854 2955 2956 2956 2956 2956 2957 2955 2955 2955 2955 2955 2955 2955	A 2570 2586 2602 2618 2634 2650 2668 2668 2668 2668 2714 2714 2714 2776 2776 2776 27794
	3367 3403 3419 3435 3451 3467 3467 3483 3467 3483 3467 3483 3467 3545 3515 3515 3551 3551 3557	3211 3227 3259 3275 3291 3307 33291 33291 33291 33291 3325 3323 3323	B 3083 3099 3115 3131 3147 3147 3147 3147 3147 3147 3147	2827 2843 2843 2885 2885 2887 2997 29923 2997 29923 2995 2995 2997 2995 2995 2995 2995 2995	B 2571 2587 2603 2619 2635 2651 2665 2665 2665 2665 2665 2665 2715 2715 2747 2775 2775
	3404 3420 3420 3420 3452 3516 3516 3516 3564	3212 3228 3260 3276 3292 3308 3324 3324 3324 3356	C 3084 3100 3116 3132 3148 3148 3164 3180	2828 2844 2860 2876 2876 2924 29924 2972 2972 2972 2972 2972 297	C 2572 2604 2620 2636 2652 2668 2668 2668 2716 2716 2716 2716 2716 2716 2716 2716
Ар	3405 3421 3423 3453 3453 3453 3501 3501 3517 3553 3553 3553	3213 3229 3245 3261 3277 3293 3309 3325 3325 3325 3357 3357	D 3085 3101 3133 3149 3181 3197	2829 2845 2845 2909 2909 2925 2973 2973 2973 2005 3005 3005 3005	D 2573 2605 2605 2621 2637 2653 2669 2669 2669 2685 2701 2717 2717 2717 2717 2715 2765 2765
Ê	3406 3417 3438 3454 3454 3502 3518 3550 3550 3550 3550 3550 3550 3550	3214 3230 3246 3262 3278 3294 3310 3326 3326 3326 3358 3358	E 3086 3102 3118 3134 3150 3150 3166 3166 3182 3198	2830 2846 2846 2878 2910 2926 2942 2974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29974 29975 29075 29075 29075 29075 29075 29075 29075 29075 29075 29075 29075 29075 29075 29075 29075 29075 29075 29075 29075 29075 29075 29075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20075 20	E 2574 2590 2606 2622 2638 2654 2654 2670 2686 2718 2718 2718 2750 2758 2718 2758 2718 2758
Li Conway Archives	3391 3407 3423 3439 3455 3471 3455 3471 3487 3503 3519 35515 35515 35515 35515	3215 3231 3247 3263 3279 3327 3327 3327 3327 3327 3327	F 3087 3103 3119 3135 3151 3167 3167 3183 3183	2831 2847 28847 28847 28847 2911 2927 2911 2955 2955 2955 2955 2955 2955 2955	F 2575 2607 2623 2623 2655 2655 2671 2667 2703 2719 2775 2775 2775 2775 2775 2775 2775 277
	с. С				

-

.

 $\int \mathcal{A}$

.

٠

and the second sec

E

.

ı.

																															6		
	FFO		n c		FRO	FAO	F90	FSO	F70	F60	F50	F40	100	120	100	FOO	E.F.U			ECO	1.00		F 40	E80	E10	100	л н Осна	E40	E-30	120	E E E E	EOO	
	4080	4048	4032	010 ¹	1010	4000	3984	2062	3952	3936	3920	3904	0000	2000	0000	3840	0024	0000	2610	3776	00/00	0144	37.20	3712	0000	3080	3664	3648	3032	3010	3600	3584	c
	4081	4049	4033	4017	1001-1	1001	3085	2080	3953	3937	3921	3905	3009	38/3	1000	3841	3820	2005	5615	3777	10/6	CF 10	5712	3713	1695	3681	3665	3649	3633	3617	3601	3585	
	4066	4050	4034	4018	1001		3986	2070	3954	3938	3922	3906	3890	3874	8085	3842	3826	3810	3/94	3778	3/62	0740	37.0	3714	3698	2682	3666	3650	3634	3618	3602	3586	2
2000	4067	4051	4035	4019	4000	10001	3027	2071	3955	3939	3923	3907	1685	3875	3859	3843	3827	3811	3/95	3779	3/63	3/4/	3/31	3715	3699	3683	3667	3651	3635	3619	3603	3587	ω
FOOF	4068	4052	9005	4020	4004	0000	2000	0070	3956	3940	3924	3908	3892	3876	3860	3844	3828	3812	3796	3780	3764	3748	3732	3716	3700	3684	3668	3652	3636	3620	3604	3583	4
COOF	4069	4053	4037	4021	4005	5000	3973	0000	3957	3941	3925	3909	3893	3877	3861	3845	3829	3813	3797	3781	3765	3749	3733	3717	3701	3685	3669	3653	3637	3621	3605	3589	σ
4000	4070	4054	4038	4022	4006	ORGS	3974		3058	3942	3926	3910	3894	3878	3862	3846	3830	3814	3798	3782	3766	3750	3734	3718	3702	3686	3670	3654	3638	3622	3606	3590	6
4007	4071	4055	4039	4023	4007	TREE	3975		3050	3943	3927	3911	3895	3879	3863	3847	3831	3815	3799	3783	3767	3751	3735	3719	3703	3687	3671	3655	3639	3623	3607	3591	7
4088	4072	4056	4040	4024	4008	2992	3976	0000	2020	3944	3928	3912	3896	3880	3864	3848	3832	3816	3800	3784	3768	3752	3736	3720	3704	3688	3672	3656	3640	3624	3608	3592	8
4089	4073	4057	4041	4025	4009	3993	3977	1000	1905	3945	3929	3913	3897	3881	3865	3849	3833	3817	3801	3785	3769	3753	3737	3721	3705	3689	3673	3657	3641	3625	3609	3593	9
4090	4074	4058	4042	4026	4010	3994	3978	2060	0000	394A	3930	3914	3898	3882	3866	3850	3834	3818	3802	3786	3770	3754	3738	3722	3706	3690	3674	3658	3642	3626	3610	3594	A
4091	4075	4059	4043	4027	4011	3995	3979	5065	2000	2047	3931	3915	3899	3883	3867	3851	3835	3819	3803	3787	3771	3755	3739	3723	3707	3691	3675	3659	3643	3627	3611	3595	в
4092	4076	4060	4044	4028	4012	3996	3980	396-1	01-00	20102	3029	3016	3900	3884	3868	3852	3836	3820	3804	3788	3772	3756	3740	3724	3708	3692	3676	3660	3644	3628	3612	3596	ი
4093	4077	4061	4045	4029	4013	3997	3981	3965	0007		2022	2017	3901	3885	3869	3853	3837	3821	3805	3789	3773	3757	3741	3725	3709	3693	3677	3661	3645	3629	3613	3507	D
	4078											ř			_		3838	3822	3806	3790	3774	3758	3742	3726	3710	3694	3678	3662	3646	3630	3614	3508	ਸ
4095	4079	4063	4047	4031	4015	3999	3983	3967	TCAS		2025	0100	3903	3887	3871	3855	3839	3823	3807	3791	3775	3759	3743	3727	3711	3695	3679	3663	3647	3631	3615	3700	ካ

\$

W

.y : e

· 97.96

140

210 L. Conway Archives

. cs. 1

1

अध्यक्त.

		<u> </u>	*				5
LEVEL 2 FEB 67		X	DS/360 FORTR	LAN H		DATE 67.278/15.54.28	3
COMP	ILER OPTIONS - NAME	= MAIN,OPT=0	2.LINECNT=50,5	SOURCE, EBCDIC	,NOLIST,DECK,LOAD,MA	AP,NOEDIT,NOID	\$
ISN 0002	IMPLICIT INT	EGER#2(A-Z)					L
ISN 0003	COMMON	TIME,	IPAR1,	IPAR2,	IPAR3,		. 8
	A AINPT, B XBUS(50),	NABUF, IFADD,	ABUS(50), IFDST,	XINPT, IFRTN,	NXBUF, BRXP,		01
	C BRAP,	ER(8),	BE(8),	ET(8),	NBBUF,		
	D AHOLDT,	XHOLDT,	AFRCT,	XFRCT,	BOSC,		21
	E BNOP, F FSTADD,	XEP, NODOT,	AEP, NOPSC,	PH1(100), NDBUS,	PRINT, NADSP,		
	G NXDSP				-		
ISN 0004	COMMON/RLS/	FIRST,	NAREGS,	NXREGS,	NABUS,		
	A NXBUS, B XEMP,	STATS, MXO,	ACON, AFULL(12),	XCON, XFULL(12),	AEMP, AGD(12),		
	C XGO(12),	NAGO,	NXGD,	NATEST,	NXTEST,		
	D NAFAC,	NXFAC,	ABUSYZ,	ABUSY(200),			
			0),XBUFF(12,10 0),XDEST(12,20		00), AFAC(12,15),		
		, AFACSC(4,15		XFACSC(4,15			
					10),XFIBUS(15),		
					20), AFIBUS(15),		
	J AFDLY(15), K ABUPSZ,	XFDLY(15), ABUPS(200),		XFOBUS(15), ABUEUL(200)	NSLOT, , XBUFUL(200),		
	L Q(16,16),	SDBA(32,2),		NOTEST,	NQGO,	and the second	
	M QINPT,	QCON,	QEMP,	MBUSY,	MFREE,		
	N LOAD,	MEMDLY,	MEMORY(16),	-	EAV,		
	D MXTIME, P SR(8),	OUTLVL, ST(8),	IQ(4,16), SKXP,	RTN, SKAP,	LONGBR, NSBUF,		
		XPASS(200),	OUT(2),	JOB(6),	SSTOP,		
	R MEMCNT(16),		ABXBSY(10),	XBOX(15),	XBXBSY(10)		
<u>ISN 0005</u> ISN 0006	COMMON/RLS/ INTEGER OUT	LAST					
ISN 0007	REAL MEMDLY,	, MXTIME					
ISN 0008	REAL TIME	. = .					
ISN 0009 ISN 0010	EXTERNAL FIN CALL ABNER(F						
ISN 0010	1111 CONTINUE	11157					
ISN 0012	CALL INIT			· · · · · · · · · · · · · · · · · · ·			
ISN 0013	CALL JSTARTI	ENDRUN)					
ISN 0014 ISN 0015	CALL INTPHI IF(ENDRUN.EQ	111 STOP					
194 0015	C STE	P THRU CALEND	AR	·····			
ISN 0017	1000 CALL TSTEP(E	EVENT)					
ISN 0018	IF(SSTOP.EQ.	1) GO TO 1111 Q.0) WRITE(6,9)	OON EVENT				
ISN 0020 ISN 0022		MXTIME) GO TO					
ISN 0024	GO TO (1,2,3	3,4,5,6,7,8,9,	10,11,12,13,14	4,15,16,17,18	,19,20,21,22,		
	X 23,24,25),E				······································		
ISN 0025 ISN 0026	1 CONTINUE CALL XSTATS						
ISN 0027	GO TO 1000				, ,		
211						-	
L. Con							
Archiv	ves			··· ·			

I SN (I	0029 0030 0031 0032 0033 0034 0035 0036 0037 0038 0039 0040 0042 0043 0045 0046	2 CONTINUE CALL XMX0 GO TO 1000 3 CONTINUE CALL XACON GO TO 1000 4 CONTINUE CALL XXCON GO TO 1000 5 CONTINUE CALL XAEMP GO TO 1000 6 CONTINUE CALL XXEMP GO TO 1000 7 CONTINUE CALL XARET GO TO 1000			• • • • • • • • • • • • • • • • • • • •		· · ·	PAGE 002	
ISN (ISN (0029 0030 0031 0032 0033 0034 0035 0036 0037 0038 0039 0040 0042 0043 0045 0046	CALL XMXN GO TO 1000 3 CONTINUE CALL XACON GO TO 1000 4 CONTINUE CALL XXCON GO TO 1000 5 CONTINUE CALL XAEMP GO TO 1000 6 CONTINUE CALL XXEMP GO TO 1000 7 CONTINUE CALL XARET			•	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·		
ISN (0030 0031 0032 0033 0034 0035 0036 0037 0038 0039 0040 0041 0042 0043 0043 0044 0045 0046	GO TO 1000 3 CONTINUE CALL XACON GO TO 1000 4 CONTINUE CALL XXCON GO TO 1000 5 CONTINUE CALL XAEMP GO TO 1000 6 CONTINUE CALL XXEMP GO TO 1000 7 CONTINUE CALL XARET			• • • • • • • • • • • • • • • • • • • •		· · · · · · · · · · · · · · · · · · ·		
ISN ISN <td>0031 0032 0033 0034 0035 0036 0037 0038 0039 0040 0041 0042 0043 0044 0045 0046</td> <td>3 CONTINUE CALL XACON GO TO 1000 4 CONTINUE CALL XXCON GO TO 1000 5 CONTINUE CALL XAEMP GO TO 1000 6 CONTINUE CALL XXEMP GO TO 1000 6 CONTINUE CALL XXEMP GO TO 1000 7 CONTINUE CALL XARET</td> <td></td> <td></td> <td></td> <td></td> <td>······</td> <td></td> <td></td>	0031 0032 0033 0034 0035 0036 0037 0038 0039 0040 0041 0042 0043 0044 0045 0046	3 CONTINUE CALL XACON GO TO 1000 4 CONTINUE CALL XXCON GO TO 1000 5 CONTINUE CALL XAEMP GO TO 1000 6 CONTINUE CALL XXEMP GO TO 1000 6 CONTINUE CALL XXEMP GO TO 1000 7 CONTINUE CALL XARET					······		
ISN (ISN (0032 0033 0034 0035 0036 0037 0038 0039 0040 0041 0042 0043 0044 0045 0046	CALL XACON GO TO 1000 4 CONTINUE CALL XXCON GO TO 1000 5 CONTINUE CALL XAEMP GO TO 1000 6 CONTINUE CALL XXEMP GO TO 1000 7 CONTINUE CALL XARET					······································		
I SN (ISN (0033 0034 0035 0036 0037 0038 0039 0040 0041 0042 0043 0043 0044 0045 0046	GO TO 1000 4 CONTINUE CALL XXCON GO TO 1000 5 CONTINUE CALL XAEMP GO TO 1000 6 CONTINUE CALL XXEMP GO TO 1000 7 CONTINUE CALL XARET			• • • • •	· · · · · · · · · · · · · · · · · · ·			
ISN (ISN (0035 0036 0037 0038 0039 0040 0041 0042 0042 0043 0043 0044 0045 0046	CALL XXCON GD TO 1000 5 CONTINUE CALL XAEMP GD TO 1000 6 CONTINUE CALL XXEMP GD TO 1000 7 CONTINUE CALL XARET				· · · · · · · · · · · · · · · · · · ·			
ISN (ISN (0036 0037 0038 0039 0040 0041 0042 0043 0043 0043 0044 0045 0046	GD TO 1000 5 CONTINUE CALL XAEMP GO TO 1000 6 CONTINUE CALL XXEMP GO TO 1000 7 CONTINUE CALL XARET					·····		
ISN (ISN (0037 0038 0039 0040 0041 0042 0043 0043 0045 0046	5 CONTINUE CALL XAEMP GO TO 1000 6 CONTINUE CALL XXEMP GO TO 1000 7 CONTINUE CALL XARET							
I SN (I	0038 0039 0040 0041 0042 0043 0043 0044 0045 0046	CALL XAEMP GO TO 1000 6 CONTINUE CALL XXEMP GO TO 1000 7 CONTINUE CALL XARET			· ·· ·				
ISN (ISN (0040 0041 0042 0043 0044 0045 0046	6 CONTINUE CALL XXEMP GO TO 1000 7 CONTINUE CALL XARET			· ·· · · ····				
I SN (I	0041 0042 0043 0044 0045 0046	CALL XXEMP GD TO 1000 7 CONTINUE CALL XARET							
I SN (I	0042 0043 0044 0045 0046	GO TO 1000 7 CONTINUE CALL XARET							
I SN (I	0044 0045 0046	7 CONTINUE CALL XARET							
I SN (I	0045 0046								
I SN (I	0046								
I SN (I		8 CONTINUE							
ISN (ISN (ISN (ISN (ISN (ISN (ISN (0047	CALL XXRET							
ISN (ISN (ISN (ISN (ISN (ISN (GO TO 1000							
ISN (ISN (ISN (ISN (ISN (9 CONTINUE							
ISN (ISN (ISN (ISN (CALL XEAV GO TO 1000							
ISN (O CONTINUE							
ISN C		CALL XQCON							
		GO TO 1000				,			
	0055 L 0056	1 CONTINUE CALL XQEMP							
ISN C		GO TO 1000							
ISN C		2 CONTINUE							
ISN (GO TO 1000	· · · · · · · · · · · · · · · · · · ·						
ISN C		3 CONTINUE							
ISN C		CALL XMFREE			·····		,		
ISN (GO TO 1000							••••••
ISN C		4 CONTINUE CALL XLOAD							
ISN C		GO TO 1000							
ISN C	0067 1	5 CONTINUE							
ISN C		CALL XRTN							
ISN C		GO TO 1000 6 CONTINUE						a destruction and the second	
I SN (0071	GO TO 1000							
ISN C	0072 1	7 CONTINUE		t _{ee}					<u> </u>
ISN C		GD TO 1000 8 CONTINUE			Amites 1011 11				
ISN C		GO TO 1000							
ISN C	0076 1	9 CONTINUE							
ISN C	0077	GO TO 1000							
						·· ·			
	212								
			. Not determine 1 and 1						
	L. Conway	-		· · · · · · · · · · · · · · · · · · ·					
	Archives								

 ·····		PAGE 003
 ISN 0078	20 CONTINUE	FAGL UUS
ISN 0079	GD TD 1000	
ISN 0080 ISN 0081	21 CONTINUE GO TO 1000	
ISN 0082	22 CONTINUE	
 ISN 0083	GD TO 1000	
ISN 0084 ISN 0085	23 CONTINUE GD TD 1000	
ISN 0086	24 CONTINUE	
ISN 0087	GD TO 1000	
ISN 0088 ISN 0089	25 CONTINUE GD TO 1000	
ISN 0090	999 CONTINUE	
 ISN 0091 ISN 0092	A=1 B=20000	
ISN 0092 ISN 0093	CALL TROUBL(A,B,O)	
 ISN 0094	GO TO 1111	
 ISN 0095 ISN 0096	900 FORMAT(18)	
1214 0040	END	
		·
		· · · · · · · · · · · · · · · · · · ·
 		······································
 -213		
المترجع المارية في المحمد في متحد التركين		
 L. Conwa		
Augustu and	R	
 Archives		

COMMON PHAS I pointer to first entry of DO trable DOTL pointor to next availible entry - if equal to POTL Then table is full Dosl -O variable used to point to outry in IB's IBCL -(not used anymore) unrichle used To point To entry in HISTORY TABLE HISL \bigcirc SKXV SKXC. variables for skip control - not needed in Phone I SKAV, SKAC, SKAS count of cycles stend of PHIMOP CYCL - \bigcirc (see table for Ky) condition cooke indicating prith three exception vontines KY unrable indicating X entry (231) or A entry (193) for fatch or Search routine 54 variable set for pointer to OP table area for dispatching OPS PTR -О uidientor showing storage request wars marche this eyele XX -Ð X instruction counter - indicatos exact address of op leaving disp. XIC A instruction counter - indicates exact oldress of op leaving disp. AIL 8 IB eldness for severely routine - set before entering SERREH ASA IB address of requested IB as nont in sequence - may be (& address from PSC or NSA+8 NFA Foren - unrinkle and contains address for moth with ond Press on cords DPA fitch worinkle contrins low value of position within IB being lowked 0-7 for current can DEN О variable indicating length of DO Table - asually set to G Dot IBN holding aver for XIC to kep it current for dispritcher XICR holding orce for AIC to propit current for disport oher AICR 3 pointers within OP area for moving IB's to disportely positions PTJ PTK triger set to properly process unresolud exits that have been disporteled from X XEXT REXT From A trujer set to properly . 0 214 L. Conway Archives

controlled by DOT - usually set to 6 MAX 20 DO TABLE ENTRIES DOTL = First entry DOSL = next available DOCL = current level DOIB pointer to FB table entry assigned to this level -2beginning pointer of first instruction in IB (zero unless boundhold into) DOST - ン current pointer for A-ops (only used in DISP) - contains IB adder when in X-Disp DOAP - 2 -DOXP current pointer for X. ops (only used in Disp) - contains IB address when in A Dig - ン when on - This land is worked LDEV - 1 -LDDV The date for this IB is in OP area - / ~ O The tikkness is checked for proper sequence - 1 -LDCKD this IB is out of sequence - due to branch exit or PSC function - / -LDSEQ £) LDAW A. Disp working on this lask ー / ー Ð A. Disp Finish Q with this level LDAS - / X- Disp working on this lance LDXW - 1 X-Disp fine ho with this level LDXF - / - u • X-DISP = DO entries 17,18 A-Disp = DO entries 19,20 O IB entries - 12 0 IBA - address (muliple of eight) of data assigned this IB О LIDV - this IB mild storage fetch in progress - turned off when completed LIBW -HIST Table is a pushing with obsert IB indiented by top entry & latest by bottom entry 0 215 L. Conway Archives

2		3	0
للا T	a	5	12 10
1.1			

VEL 2 FEB 67			O FORTRAN H		DATE 67.282/10.36.34	9
COMPIL	ER OPTIONS - NAME=	MAIN,OPT=02,LINEC	:NT=50, SOURCE, EBC	CDIC, NOLIST, DECK, LOA	D,MAP,NOEDIT,NOID	
ISN 0002	SUBROUTINE PHI					8
C ISN 0003	-	GER*2(A-K,M-S,U-Z)				C
ISN 0004	IMPLICIT LOGIC	JER+21A-N91-39U-21	·			
ISN 0004	IMPLICIT LOGIC					
13N 0005		(1)				
ISN 0006		TIME, IPAR1	10400	10103		
		NABUE, ABUS(IPAR3,	and the second	
		IFADD, IFDST		NXBUF +		
				BRXP,		
				NBBUF,		
				BOSC,		
	-	XEP, AEP, NODOT, NOPSC	PH1(100)	•		
	G NXDSP	NUDULI NUPSU	C, NDBUS,	NADSP,		
с					4	
<u> </u>		ON AREA FOR PHASE 1				
C		JN AREA FUR PHASE 1	,			
ISN 0007	-	/ DOTL, DOSL, DOCL,	TREE HICE			
	A SKXV. SKXC.	SKXS, SKAV, SKAC, S	IDULY HISLY	Y DTO VV		
	C XIC. AIC. AS	A, NFA, DFA, DEN, D	NASA GIGLA RIA 3	T9 PIK9 XX9		
	D XICR. AICR. 1	PTJ, PTK, XEXT, AEX	UT LONG			
		ST(20), DOAP(20), D				
	H LDEV(20). LDF	DV(20), LDCKD(20),	1055012014			
	I LDAW(20). LD/	AF(20), LDXW(20), L	NYE/201			
	1 HIST(12). II	BA(12), LIBV(12), L	TAU(12)			
,,	K INOP(30). 0P	(4000), LBX(8), LBA	10W11279			
	L PBUF(8),	,4000/7 E0/(0/7 E0/	(0/)			
	Y KNT(50), PHEN	ND	#*			
С						
ISN 0008		LPSV(8), PSCA(8),P	SCB (8)			
	*• XEX• XEXS• 7	XEXA, XEXB, AEX, AE	YS. AFYA. AFXR.			
······	* EBA, EBXS, E		AST BEART BEART			
	*,EBX					
с					·	
Č	UPDAT	TE DO LEVELS				
ISN 0009	912 IF ILDXF(DOTL)	J.AND.LDAF(DOTL)) G	.ntn 913			
ISN 0011	GOTO 915		510 /15			
TSN 0012	913 CONTINUE				and the second	
ISN 0013	LDEV(DOTL)=0					
ISN 0014	IBCL=DOIB(DOTL					
ISN 0015	DOIB(DOTL)=0					
ISN 0016	DOST(DOTL)=0					
ISN 0017	DOAP(DOTL)=0					
ISN 0018	DOXP(DOTL)=0		• · · · · · · · · · · · · · · · · · · ·			
ISN 0019	LDDV(DOTL)=0					
ISN 0020	LDAW(DOTL)=0	· · · · · · · · · · · · · · · · · · ·				
ISN 0021	LOXW(DOTL)=0					
ISN 0022	LDAF(DOTL)=0				·	
ISN 0023	LDXF(DOTL)=0					
		·····		·		
L. Conway						
Archives				Risting and a second	· · · · · · · · · · · · · · · · · · ·	
	And the second s					

	ISN 0024	LDCKD(DOTL)=0	PAGE 002
	ISN 0025	LDSEQ(DOTL)=0	
	ISN 0026	DOTL=DOTL+1	
	ISN 0027	IF (DOTL.GT.DOT) DOTL=1	
	ISN 0029	IF (DOTL.NE.DOSL) GOTO 912 C	
		C CHECK FOR RETURN OF REQUESTED IB	
	ISN 0031	915 CONTINUE	
	ISN 0032	IF (IFRTN.EQ.0) GOTO 925	
	ISN 0034	LIBW(IFRTN)=0	·
	ISN 0035	PBUF(4)=IFRTN	
	ISN 0036 ISN 0037	IFRTN=0 925 CONTINUE	
	131 0031	C CHECK FOR RESOLVED BRANCHES	
	ISN 0038	SEQ=0	
	ISN 0039	IF (XEX.NE.0) GOTO 941	
	ISN 0041	IF (AEX.NE.0) GDTO 942	
	ISN 0043	IF (XX.NE.0) GOTO 930	
	ISN 0045 ISN 0047	IF (IFDST.NE.0) GOTO 930	•
	ISN 0047	IF (LDEV(DOSL)) GOTO 930 NNFA=NFA+8	
	ISN 0050	IF (NOPSC.EQ.0) GDTD 916	
	ISN 0052	DU 926 I=I,NOPSC	
	ISN 0053	IF (LPSV(I)-EQ.0) GOTO 926	
	ISN 0055	IF (NFA.NE.PSCA(I)) GOTO 926	/
	ISN 0057	$\frac{1}{560} + \frac{1}{5} + $	(, /
	ISN 0058 ISN 0059	926 CONTINUE	
	131 0077		
	ISN 0060	916 CONTINUE	
	ISN 0061	NFA=NNFA	
		C SCAN IB'S FOR REQUEST	
	ISN 0062	D0 917 1=1,12	
<u>`</u> .	ISN 0063 ISN 0065	IF (IBA(I).EQ.NFA) GOTO 920 917 CONTINUE	
	ISN 0066	I=1	
	ISN 0067	IBCL=HIST(1)	
		c	
		C REQUEST INDIRUCTION FETCH	·
	ISN 0068 ISN 0069	IFADD=NFA/2 IFDST=IBCL	
	ISN 0070	LIBW(IBCL)=5	
		C SET NEXT DO ENTRY	
	ISN 0071	918 CONTINUE	
	ISN 0072	XX=1	
	I SN 0073	PBUF(1)=NFA	
	ISN 0074 ISN 0075	PBUF(2)=IBCL PBUF(3)=DOSL	· · · · · · · · · · · · · · · · · · ·
	ISN 0076	IBA(IBCL)=NFA	
			, i m
	1	<u>'7</u>	
	L.Co	nway	
	1	lives	

and a second second

and the second

			· · · · · · · · · · · · · · · · · · ·
	ISN 0077	LIBV(IBCL)=1	PAGE 003
	ISN 0078	DO 919 J=I,11	
	ISN 0079	919 HIST(J)=HIST(J+1)	4 <u> </u>
	ISN 0080 ISN 0081	HIST(12)=IBCL DOIB(DOSL)=IBCL	
	ISN 0082	LDEV(DOSL)=1	
	ISN 0083	LDCKD(DOSL)=0	
	ISN 0084	LDSEQ(DOSL)=SEQ	
	ISN 0085 ISN 0086	LDDV(DOSL)=0 LDAW(DOSL)=0	
	ISN 0087	LDAF(DOSL)=0	
	ISN 0088	LDXW(DOSL)=0	
	ISN 0089	LDXF(DOSL)=0	
	ISN 0090 ISN 0091		
	ISN 0091	IF (DOSL.GT.DOT) DOSL=1 GOTO 930	
	C		
	C		
	ISN 0094 ISN 0095	920 CONTINUE	
	ISN 0095	IF (LIBV(I).EQ.0) GOTO 917 IBCL=I	
	ISN 0098	D0 921 $I=1,12$	
	ISN 0099	IF (HIST(I).EQ.IBCL) GOTO 918	
	ISN 0101	921 CONTINUE	
	ISN 0102	GOTO 930	
	C ISN 0103	930 CONTINUE	1
	ISN 0104	IF (NOPSC.LT.2) GOTO 935	3
	ISN 0106	IF (LPSV(NOPSC).EQ.0) GOTO 935	
	C		
	ISN 0108 ISN 0109	K=1 N=NOPSC-1	· .
	ISN 0110	D0 932 I=1.N	
	ISN 0111	IF (LPSV(I).EQ.O) K=I	
	ISN 0113	932 CONTINUE	
	ISN 0114	DO 933 I=K,N	
	ISN 0115 ISN 0116	PSCA(1) = PSCA(1+1) $PSCB(1) = PSCB(1+1)$	
	ISN 0117	PSCB(1)=PSCB(1+1) LPSV(1)=LPSV(1+1)	
	ISN 0118	933 CONTINUE	
	ISN 0119	LPSV(NOPSC)=0	· · · · · · · · · · · · · · · · · · ·
	ISN 0120	GOTO 935	
	C ISN 0121	941 CONTINUE	
	ISN 0122	XEX=0	
	ISN 0123	AEX=0	
	ISN 0124	EBXS=XEXS	
	ISN 0125 ISN 0126	EBXA=XEXA EBXB=XEXB	
	ISN 0128 ISN 0127	XAF=0	
·			
	218	·	
			· · · · · · · · · · · · · · · · · · ·
	L. Conway		
	Archives		

		PAGE 004	
ISN 0128	GOTO 945		
ISN 0129	C 942 CONTINUE		
ISN 0129	AEX=0		
ISN 0131	EBXS=AEXS		
ISN 0132	EBXA=AEXA	,	
ISN 0133	EBXB=AEXB		
ISN 0134	XAF=1		
ISN 0135	GOTO 945		•••••
	C SCAN PSCIS & INVALIDATE MATCHES		
ISN 0136	C SCAN PSC'S & INVALIDATE MATCHES 945 CONTINUE X - 4 . (
ISN 0137	EBA=(EBXA+8)/8*8		
ISN 0138	IF(EBXS.NE.O) EBA=EBXB/8*8		
ISN 0140	IF (NOPSC.EQ.0) GOTO 950		
ISN 0142	N=NOPSC-1		
ISN 0143	N2=NOPSC-2		
ISN 0144	IF (NOPSC.LT.2) N=1		
ISN 0146	DO 946 I=1,NOPSC	en e	
ISN 0147 ISN 0149	IF (LPSV(I).EQ.0) GOTO 946		
ISN 0151	IF (PSCA(I).EQ.EBXA) GOTO 955 946 CONTINUE		
I SN 0152	IF (EBXS.EQ.0) GOTO 950		
	C INSERT BRANCH ENTRY INTO PSC		
ISN 0154	943 CONTINUE		
ISN 0155	IF (N.EQ.1) GOTO 949	·	
ISN 0157	IF (LPSV(N).EQ.0) GOTO 949		
ISN 0159	K=1		
ISN 0160 ISN 0161	DO 947 I=1,N2		
ISN 0163	IF (LPSV(I).EQ.O) K=I 947 CONTINUE	· · · · · · · · · · · · · · · · · · ·	
ISN 0164	DO 948 I=K,N2		
ISN 0165	PSCA(I)=PSCA(I+1)		
ISN 0166	PSCB(I)=PSCB(I+1)		
ISN 0167	LPSV(I)=LPSV(I+1)		
ISN 0168	948 CONTINUE		
ISN 0169	949 CONTINUE		
ISN 0170 ISN 0171			
ISN 0171 ISN 0172	PSCA(N)=EBXA PSCB(N)=EBA		
ISN 0172	GOTO 950		
	C		
ISN 0174	955 CONTINUE		
ISN 0175	IF (PSCB(I).EQ.EBA) GOTO 935		
ISN 0177	LPSV(1)=0		
ISN 0178	GOTO 943		
ISN 0179	C 950 CONTINUE	1945512.01-02-1	
ISN 0180	DOCL=DOTL		
ISN 0181	951 CONTINUE		
2	9		
L. Conw	/ay		
Archiv			

IF (LDEV(DOCL).EQ.0) GDTD 952 IF((LDXF(DOCL).EQ.0).AND.(XAE	 ·	PAGE 005

0

)

0

 \bigcirc

3 ε ¦

<u>۶</u> ۲ PAGE 005 5
· · · · · · · · · · · · · · · · · · ·
9
σι 6
01
11
·
· · · · · · · · · · · · · · · · · · ·
1
1
i
1
· · · · · · · · · · · · · · · · · · ·
i
· · · · · · · · · · · · · · · · · · ·
1
· 1
4

) ۲ 12 11) 10 Ο 9 220 8) 7 0 6 L. Conway 5) Archives 4 0 3 0

						3 3 4
LEVEL 2 FEB 67		05/360 FOR	TRAN H		DATE 67.265/14.00.59	\$ 9
COMPILE	R OPTIONS - NAME= MA	IN,OPT=02,LINECNT=50	,SOURCE,EBCDIC	,NOLIST,DECK,LOAD	+MAP,NOEDIT,NOID	8
ISN 0002	SUBROUTINE PHIMOP					
ISN 0003	IMPLICIT INTEGER*2					11
ISN 0004 ISN 0005	IMPLICIT LUGICAL*	(11)				21
С						
ISN 0006	COMMON TIME A AINPT, NABU		IPAR2,	IPAR3,		
	A AINPT, NABU B XBUS(50), IFAL		XINPT, IFRTN,	NXBUF, BRXP,		
· · · · · · · · · · · · · · · · · · ·	C BRAP, ERIE	B), BE(8),	ET(8),	NBBUF,		
	D AHOLDT, XHOL E BNOP, XEP	• • •	XFRCT, PH1(100),	BOSC, PRINT,		
	F FSTADD, NOD		NDBUS,	NADSP,		
С	G NXDSP			· · · · · · · · · · · · · · · · · · ·		
<u> </u>	COMMON AF	EA FUR PHASE 1		·		
C						
ISN 0007		L, DOSL, DOCL, IBCL SKAV, SKAC, SKAS,		PTR. XX.		
	C XIC, AIC, ASA, N	A. DFA. DEN. DUT. 1				
·	D XICR, AICR, PTJ,	PTK, XEXT, AEXT,), DUAP(20), DUXP(2	201 -			*** 8 14 14 1 14 1 1 1 1 1 1 1 1 1 1 1 1 1
), LDCKD(20), LDSE(
······································	I LDAW(20), LDAF(20), LDXW(20), LDXF(2	201,			
	J HIST(12), IBA(12 K INOP(30), OP(400)	2), LIBV(12), LIBW(1	[2],			
	L PBUF(8),					
C	Y KNT(50), PHEND					
ISN 0008		118), PSCA18), PSCB18				
		, XEXB, AEX, AEXS, A	AEXA, AEXB,			
С	* EBA, EBXS, EBXA	, EDAD				
C		, (Z)MNEMI, (3)MNEM				
<u> </u>		3)ILIT, (9)SUCC, (10 R, (14)OPNUM, (15)LM				
č		(19) SKOP, (20) SKEN				
C C	(23)SPAR	3, 1241SKIP, 1251VAL	.10			
					·····	
ISN 0009 C	ENTRY XMXO				······	
ISN 0010 ISN 0011		ME+1.0, IPAR1, IPAR2,	104921	· · · · · · · · · · · · · · · · · · ·		
	711 CONTINUE	CHLTIOUVICANIVICANZ)	IFARJ)			
ISN 0013			······································			
ISN 0014 ISN 0015	NC TX=NXDSP NC TA=NADSP	· · · · · · · · · · · · · · · · · · ·				
ISN 0016	DO 3 I=1,8					
ISN 0017 22	LBX(1)=0					
L. Conwar	J					

			7
		PAGE	002 °
	ISN 0018		2
	ISN 0019 ISN 0020	PBUF(I)=0 3 CONTINUE	8
	1311 0020	C	0
		C INDEX OP FLOW	
		C MOVE X-OPS TO STACK FROM DISP	5
	ISN 0021	DOCL=17	
	ISN 0022	XIC=XICR	
	ISN 0023	111 CONTINUE	
	ISN 0024 ISN 0026	112 IF (LDEV(DOCL).EQ.O) GOTO 130 IF (LDXF(DOCL).NE.O) GOTO 116	
	ISN 0028	IF (LDXW(DOCL).NE.0) GOTO 113	
	ISN 0030	DOXP(DOCL)=MOD(XIC,8)	
	ISN 0031		
	ISN 0032	113 IF (DOXP(DOCL).LT.7) GOTO 20	
	ISN 0034	IF (DOXP(DOCL).GT.7) GOTO 115 C	
		C CHECK FOR IB CROSSOVER	
		C	
	ISN 0036	PTR=(DOXP(DOCL) +25)+((DOCL-1)+(25+8)) ne etimer -	
	ISN 0037	IF (DP(PTR+25).EQ.0) GDTD 34	
	ISN 0039 ISN 0041	IF (OP(PTR+16).EQ.0) GOTO 30 IF (OP(PTR+15).EQ.1) GOTO 20	
	ISN 0041	IF (DOCL.GT.17) GOTO 130	· · · · · · · · · · · · · · · · · · ·
	ISN 0045	IF (LDEV(DOCL+1).NE.O) GOTO 20	
	ISN 0047	GOTO 130	
	ISN 0048 ISN 0049	115 LDXF(DOCL)=1 116 IF (DOCL.GT.17) GOTO 130	
	ISN 0049 ISN 0051	DOCL=18	
	ISN 0052	GOTO 112	· · · · · · · · · · · · · · · · · · ·
		C	
		C CHECK OP ENTRY C	
•	ISN 0053	20 PTR= (DOXP(DOCL) * 25) + ((DOCL-1) * (25*8)) no clemy	
		C BUS= *X*	
	ISN 0054 ISN 0055	BUS=231 IF (DP(PTR+25).EQ.0) GOTO 34	
• • •	ISN 0055	IF (0P(PTR+16).NE.0) GOTO 21	
	ISN 0059	GDTO 30	
		C PROCESS INDEX OP	······································
-		c	· · · · · · · · · · · · · · · · · · ·
	ISN 0060 ISN 0061	21 CONTINUE IF (XINPT.GT.NXBUF) GOTO 130	
	ISN 0063	IF (NCTX.LT.1) GOTO 130	
-	ISN 0065	IF (UP(PTR+18).NE.O) GUTU 41	
	ISN 0067	IF (OP(PTR+20).NE.0) GOTO 45	
	2	22	
	L. Con	Way	
	Archiv		

47.742

.

)

	C	MOVE X-OP TO XBUF AND GO TO NEXT	PAGE 003 9
IS	C N 0069	23 CONTINUE	8
	N 0070	IF (XEXT.NE.0) GOTO 25	° 01
	N 0072	LBX(NCTX)=OP(PTR+23)	
	N 0073	XBUS(1)=0P(PTR+23)#256	2
	N 0074	XBUS(2)=0P(PTR+14)	15
IS	N 0075	XBUS(3)=OP(PTR+5)	
	N 0076	XBUS(4)=OP(PTR+6)	
	N 0077	XBUS(5)=0P(PTR+7)	
	N 0078	XBUS(6)=0P(PTR+12)	
	N 0079	XBUS(7)=0P(PTR+17)	
	N 0080	XBUS(8) = OP(PTR+16)	
	N 0081	XBUS(9)=0P(PTR+11)	
	N 0082	XBUS(10)=0P(PTR+9)	
	N 0083	XBUSTII = OP(PTR+IO)	· · · · · · · · · · · · · · · · · · ·
	N 0084	XBUS(12)=OP(PTR+18)	
	N 0085	XBUS(13)=OP(PTR+19)	
	N 0086	XBUS(14)=OP(PTR+20)	
	N 0087	NCTX=NCTX-1	
	N 0088	CALL BUSTOX	
	N 0089	IF (OP(PTR+24).NE.0) GDTO 25	
	N 0091	OP(PTR+16)=0	
	N 0092	GOTO 30	
1.31	C		
10	N 0093	25 CONTINUE	
	N 0094	XEXT=1	
	N 0095		
-	N 0097	IF (OP(PTR+20).NE.0) GOTO 130 XEXT=0	
	N 0098	OP (PTR+16)=0	· · · · · · · · · · · · · · · · · · ·
	N 0099	BNOP=0	
	N 0100	IF (OP(PTR+9),EQ.0) GOTO 30	
	N 0102	XIC=0P(PTR+13)	
	N 0102	LDXF(DOCL)=1	
	N 0105	GOTO 111	
15	C		
	С С	STEP BY OP LENGTH (1,2) TO NEXT ENTRY	
I SI	N 0105	30 DOXP(DOCL)=DOXP(DOCL)+OP(PTR+15)	
	N 0106	IF (DOXP(DOCL).GT.7) LDXF(DOCL)=1	
IS	N 0108	XIC=XIC+OP(PTR+15)	
	V 0109	G010 111	
	C		
	č	STEP OVER SPACE (1) TO NEXT ENTRY	
	č		
15	V 0110	34 DOXP(DOCL)=DOXP(DOCL)+1	
	V 0111	IF (DOXP(DOCL).GT.7) LDXF(DOCL)=1	
	V 0113		
	N 0114	GOTO 111	
	C C		
	223		
	-		
	L. Conway Archives		

О

0

	C CHECK X-BRANCH OPS	PAGE 004
	C	
ISN 0115 ISN 0116	41 CONTINUE IF (BNOP.EQ.0) GOTO 23	
ISN 0118	NCTX=NCTX-1	
ISN 0119	OP(PTR+16)=0	
ISN 0120	GOTO 30	
ISN 0121	C 45 CONTINUE	
ISN 0122	IF (ER(BRXP).EQ.0) GOTD 23	
ISN 0124	OP(PTR+20)=0	
ISN 0125	IF (LDAF(DOCL).NE.0) GOTO 23	
ISN 0127	XE X=1	
ISN 0128	XEXS=OP(PTR+9)	
ISN 0129	XEXB=OP(PTR+13)	
ISN 0130	XEXA=DOAP(DOCL)	
ISN 0131	GOTO 23	
	C	
ISN 0132	130 CONTINUE	· · · · · · · · · · · · · · · · · · ·
ISN 0133	XICR=XIC	
ISN 0134	811 CONTINUE	· · · · · · · · · · · · · · · · · · ·
	C ARITH OP FLOW	
	C MOVE A-OPS TO STACK FROM DISP	
ISN 0135	D0CL=19	
ISN 0136	AIC=AICR	
ISN 0137	211 CONTINUE	
ISN 0138	212 IF (LDEV(DOCL).EQ.0) GDTD 230	
ISN 0140	IF (LDAF(DOCL).NE.0) GOTO 216	
ISN 0142	TE (IDAW(DDC1),NE.O) COTO 213	
ISN 0144		
ISN 0145	LDAW(DUL)=1	
ISN 0146	213 IF (DOAP(DOCL).LT.7) GOTO 70	
ISN 0148	IF (DOAP(DOCL).GT.7) GOTO 215	
	C CHECK FOR IB CROSSOVER	
ISN 0150	C PTR=(DOAP(DOCL)*25)+((DOCL-1)*(25*8)) 200 change	
ISN 0151	IF (0P(PTR+25).EQ.0) GOTO 84	
ISN 0153	IF (OP(PTR+17).EQ.0) GOTO 80	
ISN 0155	IF (OP(PTR+15).EQ.1) GOTO 70	
ISN 0157	IF (DOCL.GT.19) GOTO 230	
ISN 0159	IF (LDEV(DOCL+1).NE.O) GUID 70	
ISN 0161	GO TO 230	
ISN 0162	215 LDAF(DOCL)=1	
•	224	
L. Con		
Archiv		
9 Arcobi		

يبيده مستعد والمعالم

ಳೊಂದಿ.

alan sa karang sa ka Karang sa ka الاردار مادر بالمرد به ماریک و معاد **بازیمیند.** ایرو با که راهمیکاندهاند رو به افغانی والمستعد والمراجع المراجع المحافظ والمحافظ والمتحاف والمحاف PAGE 005 **ISN 0163** 216 IF (DOCL.GT.19) GOTO 230 **ISN 0165** DOCL=20 ISN 0166 GDTO 212 CHECK OP ENTRY С C ISN 0167 70 PTR=(DOAP(DOCL)*25)+((DOCL-1)*(25*8)) 200 ele ang С BUS= "A" **ISN 0168** BUS=193 ISN 0169 IF (DP(PTR+25).EQ.0) GOTO 84 ISN 0171 IF (OP(PTR+17).NE.0) GOTO 71 ISN 0173 GDTO 80

0

О

01 ()

0

 \bigcirc

2 2

9

8

6

tι

Ζl

3

3

С С

C

71 CONTINUE

ISN 0174

ISN 0175

ISN 0177

ISN 0179

PROCESS ARITH OP

IF (AINPT.GT.NABUF) GOTO 230

IF (OP(PTR+20).NE.0) GOTO 85

IF (NCTA.LT.1) GOTO 230

ISN 0181 IF(OP(PTR+24).NE.0) GO TO 75 3 Θ С MOVE A-OP TO ABUE AND GO TO NEXT T 0 ISN 0183 **73 CONTINUE** ISN 0184 IF (AEXT.NE.0) GUID 75 ISN 0186 LBA(NCTA)=OP(PTR+23) **ISN 0187** ABUS(1)=0P(PTR+23)*256 ISN 0188 ABUS(2)=OP(PTR+14)ISN 0189 ABUS(3)=OP(PTR+5) 0 ISN 0190 ABUS[4] = OP(PTR+6)ISN 0191 ABUS(5)=OP(PTR+7) ISN 0192 ABUS(6)=OP(PTR+12)О ISN 0193 ABUS(7)=OP(PTR+17) ISN 0194 ABUS(8)=OP(PTR+16)ISN 0195 ABUS(9)=OP(PTR+11) \bigcirc ISN 0196 ABUS(10)=OP(PTR+9)ISN 0197 ABUS(11)=0P(PTR+10) ISN 0198 ABUS(12)=0P(PTR+18) \odot ISN 0199 ABUS(13)=0P(PTR+19) ISN 0200 ABUS(14) = OP(PTR+20)ISN 0201 NCTA=NCTA-1 \bigcirc ISN 0202 CALL BUSTOA ISN 0203 IF (OP(PTR+24).NE.0) GOTO 75 ISN 0205 OP(PTR+17)=0Э ISN 0206 GUTU 80 С ISN 0207 **75 CONTINUE** ISN 0208 AEXT=1 12 ISN 0209 IF (OP(PTR+20).NE.0) GOTO 230 11 ISN 0211 3 AEXT=0 10 ISN 0212 OP(PTR+17)=00) 7 225 Ô L. Conway 5 Archives 3 2 Ο

ISN 0213	IF (DP(PTR+9).EQ.0) GOTO 80	PAGE 006
ISN 0215	AIC=0P(PTR+13)	
ISN 0216	LDAF(DOCL)=1	· ·
ISN 0217	GOTO 211 C.	
	C STEP BY OP LENGTH (1,2) TO NEXT ENTRY	
	С	
ISN 0218 ISN 0219	80 DDAP(DOCL)=DDAP(DOCL)+OP(PTR+15) IF (DDAP(DOCL)+GT.7) LDAF(DOCL)=1	
ISN 0221	AIC=AIC+OP(PTR+15)	
ISN 0222	GOTO 211	······································
	c	
	C STEP OVER SPACE (1) TO NEXT ENTRY	
ISN 0223	C 84 DOAP(DOCL)=DOAP(DOCL)+1	·
ISN 0224	IF (DOAP(DOCL).GT.7) LDAF(DOCL)=1	
ISN 0226	AIC=AIC+1	
ISN 0227	GOTO 211	
ISN 0228	C 85 CONTINUE	
ISN 0229	IF (ER(BRAP).EQ.0) GOTO 73	
ISN 0231	OP(PTR+20)=0	
ISN 0232	IF (LDXF(DOCL).NE.0) GOTO 75	
ISN 0234	AEX=1	
ISN 0235 ISN 0236	AEXS=OP(PTR+9) AEXB=OP(PTR+13)	
ISN 0237	AEXA=DOXP(DOCL)	
ISN 0238	GO TO 75	
·····		
ISN 0239	C 230 CONTINUE	
ISN 0240	AICR=AIC	
ISN 0241	IF ((AEP.NE.O).AND.(ER(BRAP).NE.O)) AEP=0	
	C	
	C UPDATE DISP A-FLOW	
ISN 0243	IF (LDEV(19).EQ.0) GOTO 620	
ISN 0245	IF (LDAF(19).EQ.0) GOTO 640	
ISN 0247	IF (LDEV(20).EQ.0) GOTO 620	
ISN 0249	IF (LDAF(20)-EQ.0) GOTO 630	
ISN 0251 ISN 0252	620 CONTINUE	
ISN 0252	AFIL=NDBUS ADSP=19	······································
ISN 0254	LDEV(19)=0	
ISN 0255	LDEV(20)=0	
ISN 0256	GOTO 60	
ISN 0257	630 CONTINUE	
ISN 0258	J=19	
ISN 0259	K=20	
27	26	
L. Conwo		

		PAGE 007
ISN 0260 ISN 0261	DOIB(J)=DOIB(K) DOST(J)=DOST(K)	
ISN 0262	DDAP(J)=DOAP(K)	
ISN 0263	DOXP(J)=DOXP(K)	
ISN 0264	LDEV(J)=LDEV(K)	
ISN 0265 ISN 0266	LDDV(J)=LDDV(K) LDAW(J)=LDAW(K)	
ISN 0267	LDAF(J)=LDAF(K)	
ISN 0268	LDXW(J)=LDXW(K)	
ISN 0269	LDXF(J)=LDXF(K)	······
ISN 0270 ISN 0271	LDCKD(J) = LDCKD(K)	
ISN 0271 ISN 0272	LDSEQ(J)=LDSEQ(K) PTJ=(J-1)+200	
ISN 0273	PTK={K-1}#200	
ISN 0274	DO 633 I=1,200	
ISN 0275	633 UP(PTJ+I)=0P(PTK+I)	
ISN 0276 ISN 0277	635 CONTINUE AIC=AIC/8*8+8	
ISN 0278	AFIL=1 404	
ISN 0279	ADSP=20	
ISN 0280	LDEV(20)=0	
ISN 0281 ISN 0282	GDTO 60 640 CONTINUE	
ISN 0282	IF (LDEV(20).NE.0) GOTO 210	
ISN 0285	GOTO 635	
	C MOVE IB TO DISP PER DO ENTRY	
	C CHECK THE DEC ORDER LEVEL	·····
ISN 0286	C 60 DUCL≠DUTL	
ISN 0287	IF ((AEP.NE.0).OR.(AHOLDT.NE.0)) GOTO 210	
ISN 0289	61 IF (LDEV(DUCL).EQ.0) GOTO 62	
ISN 0291 ISN 0293	IF (LDAF(DOCL).EQ.0) GOTO 63	
ISN 0295	62 DOCL=DOCL+1 IF (DOCL.GT.DOT) DOCL=1	
ISN 0296	IF (DOCL.NE.DOSL) GUTU 61	
ISN 0298	GOTO 210	
	C CHECK ADDRESS FOR LEVEL	
ISN 0299	63 CONTINUE	
ISN 0300	IF (LDCKDIDOCL).NE.0) GOTO 67	
ISN 0302	IBCL=DOIB(DOCL)	
ISN 0303	IF (IAIC/8).EQ.(IBA(IBCL)/8)) GOTO 67	
ISN 0305 ISN 0307	IF (LDSEQ(DOCL).NE.0) GOTO 67 GOTO 210	
	C	
	C DATA ADDRESS CHECKED	
ISN 0308	C 67 LDCKD(DOCL)=1	
21	27	
L. Conv	vay	
Archiv		

ISN 0309	DOST (DOCL)=0	PAGE 008	
ISN 0310	DOAP(DOCL)=DOST(DOCL)		·····
ISN 0311	IBCL=DOIB(DOCL)		
	C CHECK IB WAIT & LIMIT		
ISN 0312	C IF (LIBW(IBCL).NE.O) GOTO 210		
	C CHECK IF DATA VALID		
	C		
ISN 0314	IF (LDDV(DOCL).NE.0) GOTO 68		
ISN 0316 ISN 0317	LDDV (DOCL)=1 SY=193		
ISN 0318	CALL FETCH		
1.51 0.210			
ISN 0319 ISN 0321	IF (KNT(9).NE.0) GOTO 210 IF (LDDV(DOCL).EQ.0) GOTO 210		
ISN 0323	68 LDAW(DOCL)=1		
ISN 0324	LDAF(DOCL)=1		
ISN 0325	C J=ADSP		
ISN 0325	K=DOCL		
ISN 0327	DOIB(J)=DOIB(K)		
ISN 0328	DOAP(J)=DOST(K)	,	
ISN 0329	DOST(J)=K		
ISN 0330 ISN 0331	DOXP(J)=IBA(DOIB(K)) LDEV(J)=LDEV(K)		
ISN 0332			
ISN 0333	10 AW(J) = 0		
ISN 0334	LDAF(J)=0		
ISN 0335			
ISN 0336 ISN 0337	LDXF(J)=LDXF(K) LDCKD(J)=LDCKD(K)		
ISN 0338			
ISN 0339	PTJ = (J-1) * 200		
ISN 0340	PTK=(K-1)*200		
ISN 0341	DD 69 I=1,200		
ISN 0342 ISN 0343	69 OP(PTJ+I)=OP(PTK+I) AFIL=AFIL-1		
ISN 0344	ADSP=ADSP+1		
ISN 0345	AIC=AIC+8 - q		
ISN 0346	D0 66 1=20,200,25		
ISN 0347 ISN 0349	66 IF (OP(PTJ+I).NE.O) GOTO 210 IF (AFIL.NE.O) GOTO 62		
1314 0.547	C		
ISN 0351	210 CONTINUE		• • • • • • • • • • • • • • • • • • • •
ISN 0352	J=19		
ISN 0353	703 CUNTINUE	· · ·	
ISN 0354 ISN 0356	IF (LDEV(J).EQ.0) GOTO 705 IF (LDAF(J).NE.0) GOTO 705		
ī	228		
L. Con	KOV		
Archiv			

		D105-000
	ISN 0358 K=(J-1)+200	PAGE 009
	ISN 0359 D0 702 I=1,8 ISN 0360 IF (DP(K+17) FQ.0) GDTD 701	
	ISN 0360 IF (0P(K+17).EQ.0) GOTO 701 ISN 0362 IF (0P(K+20).NE.0) GOTO 709	
	ISN 0364 701 K=K+25	
	ISN 0365 702 CONTINUE	
	ISN 0366 705 CONTINUE ISN 0367 J=J+1	
	ISN 0367 J=J+1 ISN 0368 IF (J.EQ.20) GOTO 703	
-	ISN 0370 GOTO 712	
	ISN 0371 709 IF (DP(K+24).NE.0) GOTO 710	
	ISN 0373 AEP=1	
	ISN 0374 DP(K+24)=1 ISN 0375 710 IF (AEP.NE.0) GUTO 712	
	ISN 0377 OP(K+20)=0	
_	ISN 0378 IF (LDXF(J).NE.0) GOTO 712	
	ISN 0380 AEX=1	
	ISN 0381 AEXS=0P(K+9)	
_	ISN 0382 AEXB=DP(K+13) ISN 0383 AEXA=D0XP(J)	
	ISN 0384 712 CONTINUE	
	ISN 0385 IF (IXEP.NE.O).AND.(ERIBRXP).	NE.01) XEP=0
_	C	
	C C UPDATE DISP X-FLOW	
-	ISN 0387 IF (LDEV(17).EQ.0) GOTO 420	
	ISN 0389 IF (LDXF(17).EQ.0) GDTO 440	
	ISN 0391 IF (LDEV(18).EQ.0) GOTO 420	
	ISN 0393 IF (LDXF(18).EQ.0) GOTD 430 ISN 0395 420 CUNTINUE	
	ISN 0396 XFIL=NDBUS	
	ISN 0397 XDSP=17	
_	ISN 0398 LDEV(17)=0	
	ISN 0399 LDEV(18)=0 ISN 0400 GOTO 10	
_	ISN 0400 6010 10	
	ISN 0402 J=17	
-	ISN 0403 K=18	
	ISN 0404 DOIB(J)=DOIB(K)	
	ISN 0405 DOST(J)=DOST(K) ISN 0406 DOAP(J)=DOAP(K)	
	$\frac{15N 0406}{15N 0407} \qquad \qquad DUAP(J)=DUAP(K)$	
	ISN 0408 LDEV(J)=LDEV(K)	
-	ISN 0409 LDDV(J)=LDDV(K)	
	ISN 0410 LDAW(J)=LDAW(K)	
	ISN 0411 LDAF(J)=LDAF(K) ISN 0412 LDXW(J)=LDXW(K)	
	ISN 0413 LDXF(J)=LDXW(K)	
	ISN 0414 LDCKD(J)=LDCKD(K)	
	ISN 0415 LDSEQ(J)=LDSEQ(K)	
_	229	
-	L. Conway	
	Archives	
-		

ISN 0416	PTJ={J-1}*200	PAGE 010
ISN 0417	PTK=(K-1)*200	
ISN 0418	DO 433 I=1,200	
ISN 0419 ISN 0420	433 OP(PTJ+I)=OP(PTK+I) 435 CONTINUE	
ISN 0420	XIC=XIC/8*8+8	
ISN 0422	XFIL=1 Luur L	
ISN 0423	XDSP=18	
ISN 0424	LDEV(18)=0	
ISN 0425 ISN 0426		
ISN 0428	440 CONTINUE IF (LDEV(18).NE.O) GOTO 110	
ISN 0429	GOTO 435	
	C MOVE IB TO DISP PER DO ENTRY	· · · · · · · · · · · · · · · · · · ·
	C CHECK THE DEC ORDER LEVEL	
	C	
ISN 0430	10 DOCL=DOTL	
ISN 0431 ISN 0433	IF ((XEP.NE.O).OR.(XHOLDT.NE.O)) GOTO 110	
ISN 0435	11 IF (LDEV(DOCL).EQ.0) GOTO 12 IF (LDXF(DOCL).EQ.0) GOTO 13	
ISN 0437	12 DOCL=DOCL+1	
ISN 0438	IF (DOCL.GT.DOT) DOCL=1	
ISN 0440	IF (DOCL.NE.DOSL) GOTO 11	
ISN 0442	GOTO 110 C	
	C CHECK ADDRESS FOR LEVEL	
	C	
ISN 0443 ISN 0444	13 CONTINUE	
ISN 0446	IF (LDCKD(DOCL).NE.0) GOTO 17, IBCL=DOIB(DOCL)	
ISN 0447	IF ((XIC/8).EQ.(IBA(IBCL)/8)) GOTO 17	
ISN 0449	IF (LDSEQIDOCL).NE.0) GOTO 17	
ISN 0451	LDSEQ(DOCL)=1	
ISN 0452	ASA=XIC	
ISN 0453 ISN 0454	SY=231 CALL SEARCH	
ISN 0454	GOTO 110	
	C	
	C DATA ADDRESS CHECKED	
ISN 0456	17 LDCKD(DOCL)=1	
ISN 0457	DUST(DOCE)=0	
ISN 0458	DOXP(DOCL)=DOST(DOCL)	
ISN 0459	IBCL=DOIB(DOCL) C	
	C CHECK IB WAIT & LIMIT	
ISN 0460	IF (LIBW(IBCL).NE.0) GOTO 110	
7	230	
L. Con		

O

		PAGE 011	
		C CHECK IF DATA VALID	
		C	
	ISN 0462 ISN 0464	IF (LDDV(DOCL).NE.0) GOTO 18 LDDV(DOCL)=1	······································
	ISN 0465	SY=231	
	ISN 0466	CALL FETCH	
	ISN 0467	L IF (KNT(8).NE.0) GOTD 110	
	ISN 0469	IF (LODV(DOCL).E9.0) 6010 110	
	ISN 0471	18 LDXW(DOCL)=1	
	ISN 0472	LDXF(DOCL)=1 C	
	ISN 0473	J=XDSP	
	ISN 0474	K=DOCL	
	ISN 0475 ISN 0476		
	ISN 0477	DOXP(J)=DOST(K) DOST(J)=K	
	ISN 0478	DOAP(J)=IBA(DOIB(K))	
	ISN 0479	LDEV(J)=LDEV(K)	
	ISN 0480	LDDV(J)=LDDV(K)	
	ISN 0481 ISN 0482	LDAW(J)=LDAW(K) LDAF(J)=LDAF(K)	
	ISN 0483	LDXW(J)=0	
	ISN 0484	LDXF(J)=0	
	ISN 0485		
	ISN 0486 ISN 0487	LDSEQ(J)=LDSEQ(K) PTJ=(J-L)#200	
	ISN 0488	PTK=(K-1)*200	
-	ISN 0489	DO 19 1=1,200	
	ISN 0490	19 OP(PTJ+1)=OP(PTK+1)	
	ISN 0491 ISN 0492	XFIL=XFIL-1 XD SP=XDSP+1	
	ISN 0493		· · · · · · · · · · · · · · · · · · ·
	ISN 0494	DO 16 I=20,200,25	
	ISN 0495	16 1F (OP(PTJ+1).NE.O) GOTO 110	
	ISN 0497	IF (XFIL.NE.0) GOTO 12	
		č	
	ISN 0499		
_	ISN 0500 ISN 0501	BOSC=0 J=17	
	ISN 0502	505 CONTINUE	
_	ISN 0503	IF (LDEV(J).EQ.0) GOTO 510	
_	ISN 0505 ISN 0507	IF (LDXF(J).NE.0) GOTO 510	
	ISN 0508	K=(J-1)*200 D0 504 I=1,8	
	ISN 0509	IF (0P(K+16).EQ.0) GOTO 503	
	ISN 0511	IF (OP(K+20).NE.0) GOTO 515	
	ISN 0513	IF (0P(K+18).EQ.0) GOTO 503	
	23		
	L. Conv		
	-Archiv	<u> </u>	

alerar alterat

5 IF (BNOP.EQ.0) GOTO 502 PAGE 012 7 OP(K+16)=0 GOTO 503 9 502 BOSC=1 GOTO 503 503 K=K+25 SO4 CONTINUE 504 CONTINUE SO3 510 CONTINUE GOTO 505 GOTO 520 GOTO 516 SIS IF (OP(K+24)=NE=0) GOTO 516 XEP=1 OP(K+24)=1 SIGOTO 520 SIG IF (XEP.NE=0) GOTO 520 OP(K+20)=0	3 3 2 9 9 9 9 8 8 8 8 8 10 10 10 11
IP (BNDP.EQ.07 GDT0 502 OP(K+16)=0 GDT0 503 502 B0SC=1 503 K=K+25 504 CONTINUE 2 510 CONTINUE 2 510 CONTINUE 3 J=J+1 IF (J.EQ.18) GOTO 505 GOTO 520 515 IF (OP(K+24).NE.0) GOTO 516 XEP=1 OP(K+24)=1 516 IF (XEP.NE.0) GOTO 520 OP(K+20)=0	3 7 9 9 8 8 8 0 0
IP (BNDP.EQ.07 GDT0 502 OP(K+16)=0 GDT0 503 502 B0SC=1 503 K=K+25 504 CONTINUE 2 510 CONTINUE 2 510 CONTINUE 3 J=J+1 IF (J.EQ.18) GOTO 505 GOTO 520 515 IF (OP(K+24).NE.0) GOTO 516 XEP=1 OP(K+24)=1 516 IF (XEP.NE.0) GOTO 520 OP(K+20)=0	\$ \$ 2 8 6 01
IP (BNDP.EQ.07 GDT0 502 OP(K+16)=0 GDT0 503 502 B0SC=1 503 K=K+25 504 CONTINUE 2 510 CONTINUE 2 510 CONTINUE 3 J=J+1 IF (J.EQ.18) GOTO 505 GOTO 520 515 IF (OP(K+24).NE.0) GOTO 516 XEP=1 OP(K+24)=1 516 IF (XEP.NE.0) GOTO 520 OP(K+20)=0	9 2 8 6 01
IP (BNDP.EQ.07 GDT0 502 OP(K+16)=0 GDT0 503 502 B0SC=1 503 K=K+25 504 CONTINUE 2 510 CONTINUE 2 510 CONTINUE 3 J=J+1 IF (J.EQ.18) GOTO 505 GOTO 520 515 IF (OP(K+24).NE.0) GOTO 516 XEP=1 OP(K+24)=1 516 IF (XEP.NE.0) GOTO 520 OP(K+20)=0	0
GOTO 503 GOTO 503 SO2 BOSC=1 SO3 K=K+25 SO4 CONTINUE SO4 CONTINUE SO5 CONTINUE IF (J.EQ.18) GOTO 505 GOTO 520 S15 IF (OP(K+24).NE.0) GOTO 516 XEP=1 OP(K+24)=1 S16 IF (XEP.NE.0) GOTO 520 OP(K+20)=0	0
503 K=K+25 504 CONTINUE 2 510 CONTINUE 3 J=J+1 IF (J.EQ.18) GDTO 505 GOTO 520 515 IF (DP(K+24).NE.0) GOTO 516 XEP=1 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	LI.
504 CONTINUE 510 CONTINUE J=J+1 IF (J.EQ.18) GOTO 505 GOTO 520 515 IF (OP(K+24).NE.0) GOTO 516 XEP=1 OP(K+24)=1 516 IF (XEP.NE.0) GOTO 520 OP(K+20)=0	
J=J+1 IF (J.EQ.18) GDTO 505 GDTO 520 515 IF (DP(K+24).NE.0) GDTO 516 XEP=1 DP(K+24)=1 516 IF (XEP.NE.0) GDTO 520 DP(K+20)=0	
IF (J.EQ.18) GOTO 505 GOTO 520 515 IF (DP(K+24).NE.0) GOTO 516 XEP=1 OP(K+24)=1 516 IF (XEP.NE.0) GOTO 520 OP(K+20)=0	
GOTO 520 515 IF (DP(K+24).NE.0) GOTO 516 0 XEP=1 0 OP(K+24)=1 516 IF (XEP.NE.0) GOTO 520 0 OP(K+20)=0	
XEP=1 OP(K+24)=1 516 IF (XEP.NE.0) GOTO 520 OP(K+20)=0	
0 0P(K+24)=1 516 IF (XEP.NE.0) GOTO 520 0P(K+20)=0	
516 IF (XEP.NE.0) GOTO 520 OP(K+20)=0	
F (LDAF(J).NE.0) GOTO 520	
xEX≠1	
C	
930 CONTINUE	
PH1(100)=PHEND	
c	
PHEND= 2	
END	
	XEXS=DP(K+9) XEXB=DP(K+13) YEXA=DOAP(J) 520 CONTINUE C 911 CONTINUE C LOAD IB*S C C LOAD TB*S C C LOAD TB*S C C LOAD TB*S C C LOAD TB*S C CALL PHIBS 930 CONTINUE CYCL=CYCL+1 D0 999 I=1,100 999 PH1(1)=0 PH1(100)=PHEND IF (PHEND.GT.1) GOTO 931 CALL PHIMAP C 931 CONTINUE IF (CALL PHIMAP C 931 CONTINUE IF ((KNT(8).EQ.0).OR(KNT(9).EQ.0)) GOTO 932 IF ((KNT(8).EQ.0).OR(KNT(9).OR.LDEV(19).OR.LDEV(20)) GOTO 932 PHEND=2 932 CONTINUE RETURN

		2
LEVEL 10 APR. 67	DS/360 FORTRAN H DATE 67.305/18.13.41	3
COMPILER	OPTIONS - NAME= MAIN, OPT=02, LINECNT=50, SOURCE, EBCDIC, NOLIST, DECK, LOAD, MAP, NOEDIT, NOID	<u>ء</u> 9
ISN 0002 C	SUBROUTINE PHISPT SUPPORT SUBROUTINES - PHASE I	<u> </u>
С		6
ISN 0003 ISN 0004	IMPLICIT INTEGER*2(A-K,M-S,U-Z) IMPLICIT LOGICAL*1(L)	01 11
ISN 0005	IMPLICIT REAL (T)	21
<u> </u>	COMMON TIME, IPAR1, IPAR2, IPAR3,	
	A AINPT, NABUF, ABUS(50), XINPT, NXBUF,	
	B XBUS(50), IFADD, IFDST, IFRTN, BRXP,	
·····	<u>C BRAP, ER(8), BE(8), ET(8), NBBUF,</u> D AHOLDT, XHOLDT, AFRCT, XFRCT, BOSC,	
	E BNOP, XEP, AEP, PH1(100), PRINT,	
	F FSTADD, NODOT, NOPSC, NDBUS, NADSP, G NXDSP	
C C		· · · · · · · · · · · · · · · · · · ·
C	COMMON AREA FOR PHASE 1	
ISN 0007	COMMON /PHAS1/ DOTL, DOSL, DOCL, IBCL, HISL, A SKXV, SKXC, SKXS, SKAV, SKAC, SKAS, CYCL, KY, SY, PTR, XX.	
	C XIC, AIC, ASA, NFA, DFA, DEN, DOT, IBN,	
	D XICR, AICR, PTJ, PTK, XEXT, AEXT,	
	G DOIB(20), DOST(20), DOAP(20), DOXP(20), H LDFV(20), LDDV(20), LDCKD(20), LDSEQ(20),	• • • • • • • • • • • • • • • • • • • •
· · · · · · · · · · · · · · · · · · ·	I LDAW(20), LDAF(20), LDXW(20), LDXF(20),	وز
	J HIST(12), IBA(12), LIBV(12), LIBW(12), K INOP(30), DP(4000), LBX(8), LBA(8),	:
	L PSUF(3),	
<u> </u>	Y KNT(50), PHEND	
C	OP = (1)INSADD, (2)MNEM1, (3)MNEM2, (4)MNEM3, (5)II, (6)IJ, (7)	
С	(7)IK, (3)ILIT, (9)SUCC, (10)SKP, (11)IEX, (12)ACCADR, (13)NXADR, (14)OPNUM, (15)LNG, (16)XOP, (17)AOP,	
c	(18)BROP, (19)SKOP, (20)SKEND, (21)SPAR1, (22)SPAR2,	
C C	(23)SPAR3, (24)SKIP, (25)VALID	
C ISN 0008	COMMON /TAGS/ D(256.70)	
С		<u> </u>
<u>ISN 0009</u> C	COMMON /PSCS/ PSC(50)	
ISN 0010	COMMON/PRDG/JTRACE(1000,30), INSLOC	
ISN 0011 ISN 0012	DIMENSION LETTER(36) DIMENSION INT(4300)	
ISN 0013	DIMENSION LETR(38)	
ISN 0014 ISN 0015		
ISN 0016	DATA LETR/38H0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ**/ DATA LETTER/36HABCDEFGHIJKLMNOPQRSTUVWXYZ 123456789/	
· ·		
_ 233		
L. Conway		
Archives		

8 2 PAGE 002 3 ISN 0017 DATA SCT.FCT/0.0/ 7 O ISN 0018 **DIMENSION TABLE(199)** ς ISN 0019 DATA TABLE /1,2,4,5,0,9,10,12,13,4*0,19,20,21,22,0,23,0,24,0,25, 9 A 0,26,10*0,38,39,3*0,42,155,156,4*0,47,48,49,50,3*0,83,84,99,100, 1 B 118,119,89,90,91,0,93,0,95,96,97,98,106,107,108,109,112,113, 8 C 114,115,123,124,127,128,2*0,131,132,134,135,133,136,21*0,170, 6 D 171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,195, 01 E 196,194,8*0,202,203,204,205,206,207,208,209,215,216,217,218,219, ιı F 220,221,222,11*0,56,0,58,0,60,0,62,0,64,0,66,0,68,0,0,70,0,72,0, 15 G 0,76,0,0,78,9*0,212/ \bigcirc ISN 0020 INTEGER*4 WRT(50) ISN 0021 EQUIVALENCE (LPSV(1), PSC(1)) ISN 0022 EQUIVALENCE (INT(1), DOTL) O ISN 0023 801 FORMAT (1X15,1X3A2,1X,3(1X12),2X15,4X311,3X15,2X15,2X13,2X,1611) ISN 0024 802 FORMAT(10XA2,1X15,1X6A1,3(1X12),1X15,4X311,1X15,1X15,2X13,2X, X 311,3X42) ()C С 0 r FEICH ROUTINE С TO FETCH OPS INTO IB BUFFER С OISN 0025 ENTRY FETCH С FCT=FCT+1 ISN 0026 ي نش 0 ISN 0027 IBCL=DOIB(DOCL) ISN 0028 DEN = DOST(DOCL) ISN 0029 DFA=(IBA(IBCL)/8#8)+DEN 0 С С CLEAR IB OP AREA C. Ο ISN 0030 PTS=((DOCL-1)*(25*8)) ISN 0031 PTR=PTS Ľ ISN 0032 DO 115 I=1.3 Ô ISN 0033 DO 114 J=1,25 ISN 0034 OP(PTR+J)=0ISN 0035 114 CONTINUE \bigcirc ISN 0036 PTR=PTR+25 ISN 0037 115 CONTINUE ISN 0039 PAR=0 \bigcirc ISN 0039 PDL=LETR(DOIB(DOCL)+1) С С CHECK OP INPUT ()ISN 0040 120 IF (INOP(25).NE.0) GOTO 121 С С READ OP CARD С C READ(5,801,END=150)([NOP(I),I=1,30) 12 C. 11 10 О 234). 7 0 L. Conwav 5 Archives 0

MARKA HISTORY

مينية بريدية المعتقد . مرجع المرجع المحتوية .

and the start of the second little

3

)

)

PAGE 003

2

- Andrittiller

		PAGE 003
	C TO USE UNROLLER OUTPUT, SET INOP FROM JTRACE	
ISN 0042	DO 131 I=1,15	
ISN 0043		
ISN 0044 ISN 0045		
ISN 0046		
ISN 0047		
ISN 0048		· · · · · · · · · · · · · · · · · · ·
ISN 0049		
ISN 0050	MN6=JTRACE(INSLOC,26)	
	СС С	
ISN 0051	INSLOC=INSLOC+1	
ISN 0052		
ISN 0053		
ISN 0055		
ISN 0056		
ISN 0057		
<u>ISN 0058</u>		
ISN 0059		
ISN 0060		
ISN 0061	INOP(17) = O(INOP(14), 2)	
ISN 0062		
ISN 2063		
ISN 0064		
ISN 0065 ISN 0067		
ISN 0067	PNT=MOD(INOP(1),26)+1 INOP(23)=LETTER(PNT)	
ISN 0069		
ISN 0089		
ISN 0070		
134 0312	X (INOP(I), I=5, 17), PDL	
ISN 0073	121 CONTINUE	
ISN 0074	IF (INOP(14).EQ.999) GOTO 152	
ISN 0076	IF (INOP(1).NE.DFA) GOTO 125	
I SN 0078	126 CONTINUE	
ISN 0079	PTR=PTS+(DEN+25)	
ISN DC80	00 122 I=1,25	
ISN 0081	OP(PTR+I)=INOP(I)	
ISN 0082	INOP(1)=0	
ISN 0083	122 CONTINUE	
ISN 0084	[NDP(25)=0	
<u>ISN 0085</u>	PAR = PAR + 1	
ISN 0086	DEN=DEN+OP(PTR+15)	
ISN 0087	DFA=DFA+0P(PTR+15)	
ISN 0088		
ISN 0090	RETURN	
	c	
	c	
	_	
	-235	
	RWGY	
1	lves	
Bunner		

4

	C FRROR - OP CARD ADDRESS IS NOT MATCH PAGE 004	
	C CHECK FOR SKIPS	
	C 4	
ISN 0091	123 CONTINUE	
ISN 0092	DFA1=DFA/3*8	
ISN 0093	DFA2=DFA1+8 - 4	
ISN 0094	IF (INOP(1).LT.DFA1) GOTO 127	
<u>ISN 0096</u> ISN 0098	IF (INOP(1).GE.DFA2) GOTO 127 DFA=INOP(1) IF (PAR.NE.) RETURN	
ISN 0099	DEA=(NOP(1)) $DEN=MOD(DEA,8)$	
ISN 0100	GOTO 126	
101 0100	C	
ISN 0101	127 CONTINUE	
ISN 0102	KY=3	
ISN 0103	KNT(3)=KNT(3)+1	
<u>ISN 0104</u>	128 CONTINUE	
ISN 0105	IF (PAR.NE.O) RETURN	
ISN 0107	LDCKD(DOCL)=0	
ISN 0108		
<u>ISN 0109</u> ISN 0110	LOSEQ(DOCL)=0 RETURN	
I SW OTTO	C	
	C END OF INPUT DATA	
ISN 0111	152 CONTINUE	
ISN 0112	KY = 10	
ISN 0113	G0T0 2000	
ISN 0114	152 CONTINUE	
ISN 0115	IF (SY.EQ.231) GOTO 153	
ISN 0117	IF (SY+E0+193) GOTO 154	
ISN 0119	KY=6	
<u>ISN 0120</u>	<u>GOTO 128</u>	
ISN 0121 ISN 0122	153 KNT(B)=1 KY=4	
ISN 0122	GOTO 128	
ISN 0124	154 KNT(9)=1	
ISN 0125	KY=5	
ISN 0126	G0T0 129	
	C	, , <u>, , , , , , , , , , , , , , , </u>
-	<u>c</u>	
	C SEARCH ROUTINE C SEARCH IB'S [®] FOR ADDRESS	
	C SEARCH IB'S FUR ADURESS	
ISN 0127	ENTRY SEARCH	
	C	
ISN 0128	KY=9	
ISN 0129	SCT=SCT+1	
ISN 0130	ASH=ASA/8*8 DD 201 / 1 12	
ISN 0131 ISN 0132	DO 201 I=1,12 IF (ASH.EQ.IBA(I)) GOTO 210	
	11 1A311+LA+10A1177 0010 210	
	-36	
CONTRACTOR OF TAXABLE PARTY		
L. Conv		
Archiv	es	

to a local of

ار در او در ۱۹۹۵ میلود بر مراجع در در در در ا

. And the second se

TEN 0126	PAGE 005	
ISN 0134	201 CONTINUE C	
	C ADDRESS NOT IN IB'S - GET NEXT AVAILABLE IB	
164 0125	C	
ISN 0135 ISN 0136	IBCL=HIST(1) DO 202 I=1,11	
ISN 0137	202 HIST(I)=HIST(I+1)	
ISN 0138	HIST(12)=IBCL	
	C REQUEST INSTRUCTION FETCH	
	С	·····
ISN 0139 ISN 0140	IFDST2=IFDST IF (IFDST2.NE.O) LIBV(IFDST2)=0	
ISN 0143	LIBV(IECL)=1	
ISN 0143	LIBW(IBCL)=5	
ISN 0144	IBA(IBCL)=ASA/8*8	
ISN 0145	IFADD=ASA/2 4	
ISN 0146	IFDST=IBCL	
ISN 0147	PBUF(1)=ASA	
ISN 0149	PBUF(2)=IBCL	
ISN 0149	PBUF(3)=DOCL C	······
ISN 0150	205 CONTINUE	
ISN 0151	XX=1	
ISN 0152	NFA=IBA(IBCL)	······
ISN 0153	IF (LDXW(DOCL).DR.LDAW(DOCL)) GOTO 205	
ISN 0155	DOIB(DOCL)=IBCL	
ISN 0156	LDDV(DOCL)=0	
ISN 0157	LDEV(DOCL)=1	• • • • • • • • • • • • • • • • • • •
ISN 0158		
ISN 0159 ISN 0160	203 CONTINUE	
I SN 0161	DOSL=DOSL+1 IF (DOSL.GT.DOT) DOSL=1	
ISN 0161	IF (DOSL.EQ.DOT) DOSL=I IF (DOSL.EQ.DOTL) GOTO 204	
ISN 0165	L0EV(D0SL)=0	······
ISN 0166	G0T0 203	
ISN 0167	204 CONTINUE	
ISN 0168	DOSL=DOCL+1	
ISN 0169	IF (DOSL.GT.DOT) DOSL=1	
ISN 0171	C RETURN	
ISN 0172	205 CONTINUE	
ISN 0173	KY = 15	
ISN 0174	<u>6010 2000</u>	
· · · · · · · · · · · · · · · · · · ·	C FOUR-WORD ADDRESS MATCH - SET POINTER TO ENTRY	
ISN 0175	C 210 CONTINUE	
ISN 0176	IF (LIBV(I).EQ.0) GOTO 201	
ISN 0178	IF (LDXW(DOCL).OR.LDAW(DOCL)) GOTO 215	
	237	
	WGY	
Archi		

	PAGE 006	2
ISN 01		۲
<u>ISN 01</u> ISN 01		ç 9
ISN 01		
ISN 01	16 211 CONTINUE	8
ISN 01		6
ISN 01 ISN 01		α ι
ISN 01		2
ISN 0		
ISN 01 ISN 01		
I SN 01		
ISN 01	KY = 14	
ISN 01		
	CC	
	C	
ISN 01		
	C INITIALIZE PHASI COMMON	
ISN 01		
ISN 01	3 10 INT(I)=0	
ISN 01		
ISN 02 ISN 02		
ISN 02		
ISN 02		
	C SET INITIAL VALUES	
ISN 02	4 DOTL=1	
ISN 02 ISN 02		
ISN 02		
	С	
	C AND SET XIC, AIC, ETC.	
ISN 02 ISN 02		
ISN 02		
ISN CZ		
ISN 02 ISN 02		
ISN 02		
I SN 02	6 LIBV(1)=1	
ISN 02	7 LIBW(1)=5	
ISN 02	3 LDEV(1)=1 9 DOIB(1)=1	
ISN 02		
ISN 02	I IFADD=NFA/2	
I SN 02	2 IFDST=1	
	238	
	onway	
2	chives	

		PAGE 007
	C	
ISN 0223	J=1	
ISN 0224	DO 11 I=1,12	
ISN 0225 ISN 0226	J=J+1 IF (J.GT.12) J=1	
ISN 0228	11 HIST(I) = J	
ISN 0229	RETURN	
	c	
	C	
	C ROUTINE TO DUMP VARIABLES AND BUFFERS	
ISN 0230	L ENTRY BUFR	
13.4 5290	C	
ISN 0231	GOT0 2000	
··· ·· ·	C	
ISN 0232	2011 FORMAT ('OKY='I2,' DOT='I2,' DOTL='I2,' DOSL='I2,' DOCL='I2,	
	* ' IBCL='12,' HISL='12,2X,'XIC='16,4(1XI1),' AIC='16,4(1XI1),	
ISN 0233	** ASA=*16) 2012 FORMAT (* DO=*,3(2X,4(1XI2),8(1XI1)))	
ISN 0234	2013 FORMAT ('01BA=',12(1X16,1X11,11))	
ISN 0235	2014 FORMAT (' ',12(6XII))	
ISN 0236	2015 FORMAT ('OBR=',8(3(1X11),1X16))	
ISN 0237	2016 FORMAT (* ***, 9(1XI6),/)	
ISN 0238	2017 FORMAT (*O CYCL XINPT NXBUE AINPT NABUE SY SCT*,	
ISN 0239	* ' FCT PTR') 2019 EDDMAT (I TRISTIAD YD EV CKD SEO DV AM AE YM YEI)	
ISN 0240	2013 FORMAT (' IB,ST,AP,XP, EV,CKD,SEQ,DV,AW,AF,XW,XF') 2020 FORMAT ('0 KNT= ',10(1X16))	
13. 52.00	C	
ISN 0241	2000 CONTINUE	
ISN 0242	WRITE (6,2011) KY, DOT,DOTL,DOSL,DOCL,IBCL,HISL,XIC,BRXP,SKXV,	
• • • • • • • •	* SKXC, SKXS, AIC, BRAP, SKAV, SKAC, SKAS, ASA	
ISN 0243 ISN 0244	WRITE (6,2017) WRITE (6,2016) CYCL, XINPT, NXBUF, AINPT, NABUF,SY,SCT,FCT,PTR	
ISN 0244	WRITE $(6,2020)$ (KNT(1), I=1,10)	
	C	
ISN 0246	J=1	
ISN 0247	DD 2003 I=1,12	
ISN 0248	WRT(J) = IBA(I)	
ISN 0249 ISN 0250	WRT(J+1)=LIBV(I)	
ISN 0250	WRT(J+2)=LIBW(I) J=J+3	
ISN 0252	2003 CONTINUE	
ISN 0253	WRITE (6,2013)(WRT(J),J=1,36)	
	C	
ISN 0254	I=DOTL-1	
ISN 0255	WRITE (6,2019)	
ISN 0256 ISN 0257	DO 2001 N=1,DOT,3 DD 2002 $K = 1 \cdot 36 \cdot 12$	
ISN 0258	DO 2002 K=1,36,12 I=I+1	
ISN 0259	I = I = I $I = I$ $I = I$	
~	20	
7	39	
L. Conv	Vav	
		· · · · · · · · · · · · · · · · · · ·
Archiv		

a de la compañía de En esta de la compañía de la compañía

STORE STORE

ISN 0261	WRT(K) = DOIB(I)	PAGE 008
ISN 0262	WRT(K+1) = DOST(I)	
ISN 0263 ISN 0264	WRT(K+2) = DDAP(I)	
ISN 0265	$\frac{WRT(K+3) = DOXP(I)}{WRT(K+4) = LDEV(I)}$	
ISN 0266	WRT(K+5) = LOCKD(I)	
ISN 0267	WRT(K+6) = LDSEQ(I)	
ISN 0268 ISN 0269	WRT(K+7) = LDDV(I)	
ISN 0289	WRT(K+8) = LDAW(I) WRT(K+9) = LDAF(I)	
ISN 0271	WRT(K+10) = LDXW(I)	
ISN 0272	WRT(K+11) = LDXF(I)	,
ISN 0273 ISN 0274	2002 CONTINUE	
ISN 0275	WRITE (6,2012)(WRT(J),J=1,36)	
	C	
ISN 0276	2098 CONTINUE	
<u>ISN 0277</u> ISN 0278	CALL POUMP (DOTL, INOP(1),0) IF (KY.LT.10) GOTO 2099	
ISN 0280	PHEND=PHEND+2	
ISN 0281	2099 CONTINUE	
ISN 0282	<u> </u>	
ISN 0283	ENTRY PHIMAP	
	C	
ISN 0284	1000 CONTINUE	
ISN 0285 ISN 0287	IF (LDEV(17).EQ.0) GOTO 1002	
ISN 0289	IF (LDXF(17).NE.0) GUTO 1002 PH1(1)=LFTR(DOIB(17)+1)	
ISN 0290	PH1(2) = LETR(DOST(17)+1)	
ISN 0291	K=3200	
<u>ISN 0292</u> ISN 0293	$\frac{D0 \ 1001 \ J=3,10}{IF \ (0P(K+16),EQ.0) \ GOT0 \ 1001}$	
ISN 0295	PH1(J) = OP(K+23)	
ISN 0296	IF (OP(K+15).FQ.1) GOTO 1001	
<u>ISN 0298</u> ISN 0299	PH1(J+1)=PH1(J)	
ISN 0300	1001 K=K+25 1002 CONTINUE	
ISN 0301	PH1(13)=PH1(11)	
ISN 0302	PH1(11)=0	
ISN 0303 ISN 0305	IF (LDEV(18).EQ.O) GOTO 1004 IF (LDXF(18).NE.O) GOTO 1004	
ISN 0307	PH1(11)=LETR(D018(18)+1)	
ISN 0308	PH1(12)=LETR(DOST(18)+1)	
ISN 0309	K=3400	
ISN 0310 ISN 0311	DD 1003 J=13,20 IF (DP(K+16).E0.0) GDTO 1003	
ISN 0313	PH1(J)=OP(K+23)	
ISN 0314	IF (OP(K+15).EQ.1) GOTO 1003	
ISN 0316	PH1(J+1)=PH1(J)	
7	40	
L. Conw		
_ Archive		

		PAGE	z 3 (200
	ISN 0317	1003 K=K+25	1
	ISN 0318 ISN 0319	1004 CONTINUE PH1(21)=0	\$
	ISN 0320	IF (LDEV(19).EQ.0) GOTO 1006	9
	ISN 0322	IF (LDAF(19).NE.0) GOTO 1006	
	ISN 0324	PH1(21)=LETR(D01B(19)+1)	
	ISN 0325	PH1(22)=LETR(00ST(19)+1)	
	ISN 0326	K=3600	1
	ISN 0327	00 1005 J=23,30	
	ISN 0328	IF (0P(K+17).E9.0) GOTO 1005	
	ISN 0330 ISN 0331	PH1(J)=OP(K+23) IF (OP(K+15).E0.1) GOTO 1005	
	ISN 0333	$\frac{11}{PH1(J+1)=PH1(J)}$	
	ISN 0334	1005 K=K+25	
	ISN 0335	1006 CONTINUE	· · · · · · · · · · · · · · · · · · ·
	ISN 0336	PH1(33)=PH1(31)	
	ISN 0337	PH1(31)=0	
	ISN 0338	IF (LDEV(20).EQ.0) GOTO 1008	
	ISN 0340	IF (LDAF(20).NE.0) GOTO 1008	
	ISN 0342	PH1(31)=LETR(D01B(20)+1)	
	ISN 0343	PH1(32)=LETR(DOST(20)+1)	
	<u>ISN 0344</u> ISN 0345	K=3900 DO 1007 J=33.40	
	ISN 0346	IF (DP(K+17).E0.0) GOTO 1007	
	ISN 0348	PH1(J)=OP(K+23)	
	ISN 0349	IF (0P(K+15).E9.1) 60TO 1007	
	ISN 0351	PH1(J+I)=PH1(J)	
	ISN 0352	1007 K=K+25	
	ISN 0353	1008 CONTINUE	
	ISN 0354	PH1(41)=0	
	ISN 0355	DO 1009 J=1,12	
	ISN 0356 ISN 0357	PH1(J+40)=LETR(HIST(J)+1) 1009 CONTINUE	
	ISN 0358	PH1(54)=LETR(DOTL+1)	
	ISN 0359	PH1(55)=LETR(DOSL+1)	<u></u>
	ISN 0360	D0 1010 J=1,00T	
	ISN 0361	IF (LDEV(J).NE.0) PH1(J+56)=LETR(DDIB(J)+1)	
	ISN 0363	1010 CONTINUE	
	ISN 0364	PBUF (9) = KY	
_	ISN 0365	KY=0	
	ISN 0366 ISN 0367		
	ISN 0368	PH1(J+1)=LETR(PBUF(2)+1) PH1(J+2)=LETR(PBUF(3)+1)	
	ISN 0369	PH1(J+4)=LETR(PBUF(4)+1)	
	ISN 0370	PH1(J+5)=LETR(PBUF(8)+1)	
	ISN 0371	J=71	
	ISN 0372	DO 1012 T=1,9	
	ISN 0373	IF (LPSV(I)) PH1(J+I)=LETR(38)	
	ISN 0375	1012 CONTINUE	
	ISN 0376	J=80	
. <u></u>	·		
	24	1	
	L. Conway		
	Archives		
	Aichires		

2013

gar sea de se

	Ó
	PAGE 010 C
ISN 0377 PH1(J+1)=LBX(4) ISN 0378 PH1(J+2)=LBX(3)	<u>s</u>
ISN 0379 PH1(J+3)=LBX(2) ISN 0380 PH1(J+4)=LBX(1)	9 2 : 👧
ISN 0391 PH1(J+6)=LBA(4)	8
ISN 0382 PH1(J+7)=LBA(3) ISN 0383 PH1(J+8)=LBA(2)	<u>ه</u> ٥١
ISN 0384 PH1(J+9)=LBA(1)	11 13
I\$N 0386 PH1(J+12)=LETR(XEP+1)	" O
ISN 0387 PH1(J+13)=LETR(AEP+1) ISN 0388 DD 1011 K=1,100	· · · · · · · · · · · · · · · · · · ·
ISN 0389 1011 PH1(K)=PH1(K)*256	0
ISN 0390 IF (PRINT.NE.0) RETURN ISN 0392 WRITE (6,810) CYCL, (PH1(I), I=1,100)	
ISN 0393 810 FORMAT ('OPH1 'I4,4(1×2A1,1×8A1),1×40A1,1×20A1)	
C ISN 0394 RETURN	I
C	j
ISN 0395 END	O
	1
	O
	Ø
	O
	U
	Ó
	~
	÷
	O
	9
	()
242	A
L. Conway	0
Archives	0
	0
	· · · · · · · · · · · · · · · · · · ·

LEVEL 2 FEB 67 DS/360 FORTRAN H DATE 67.248/17.38.16 COMPILER OPTIONS - NAME= MAIN.OP.T=00.LINECNT=50.SOURCE.EBCDIC.NOLIST.DECK.LOAD.MAP.NOEDIT.NOID ISN 0002 SUBROUTINE UNROLL ISN 0003 IMPLICIT INTEGER*2(J) ISN 0004 IMPLICIT INTEGER*2(R) ISN 0005 DIMENSION JSN 0006 DIMENSION			
LEVEL 2 FEB 47 D37400 FDRTAAN H DATE 47.240/17.38.16 COMPILER OPTIONS - MANE - MAIN-DPT-BOLI LECKIF-30 SOURCE - BRODIC, MOLIST, DECKIFORD, MARENDE 11, MOLD ST 0007 DIFENSION LARMOPY-BOLI (200-8) - KSYMAD (200) SW 0007 DIFENSION JARSOF (300), JCDTYF 13001. ASSICL (300) SW 0007 DIFENSION JARSOF (300), JCDTYF 13001. ASSICL (300) SW 0007 DIFENSION JARSOF (300), JCDTYF 13001. ASSICL (300) SW 0007 DIFENSION JARSOF (300), JCDTYF 13001. ASSICL (300) SW 0007 DIFENSION JARSOF (300), JCDTYF 13001. ASSICL (300) SW 0007 DIFENSION JARSOF (300), JCDTYF 13001. ASSICL (300) SW 0008 DIFENSION JARSOF (300), JCDTYF 13001. ASSICL (300). ASSICL (
15N 002 SUBBOUTINE SUMPLIA 15N 0030 IMPLICIT INTEGER*2(A) 15N 0030 IMPLICIT INTEGER*2(A) 15N 0030 DIMENSION JASTAG (200, B), KSYMAD (200) 15N 0030 DIMENSION JASTAG (200, B), KSYMAD (200) 15N 0030 DIMENSION JASTAG (200, JASTAC (200), JASTAG (200) 15N 0030 DIMENSION (300, LASIC (200), JASTAG (200) JASTAG (200) 15N 0010 DIMENSION (300, LASIC (200), JASTAG (200) JASTAG (200) 15N 0011 DIMENSION (300, LASIC (200), JASTAG (200) JASTAG (200) 15N 0014 DIMENSION (300, LASIC (200), JASTAG (200) JASTAG (200) 15N 0015 DIMENSION (300, LASIC (200), JASTAG (200) JASTAG (200) 15N 0015 DATA JERO/CO (10, 10, 10, 10, 10, 10, 10, 10, 10, 10,	LEVEL 2 FEB 67	OS/360 FORTRAN H	DATE 67.248/17.38.16
158 002 SUBBOUTINE UNPOLE 158 003 IMPLICIT INTEGERVETATION 158 0035 DIRENSION JASTAB (200-B), KSYMAD (200) 158 0035 DIRENSION JASTAB (200-B), KSYMAD (200) 158 0036 DIRENSION JASTAB (200-B), KSYMAD (200) 158 0036 DIRENSION JASTAB (200-B), KSYMAD (200) 158 0036 DIRENSION (300), LASICI (300), JASTAL (300) 158 0016 DIRENSION (300-B) 158 0011 DIRENSION (300-B) 158 0012 DIRENSION (300-B) 158 0014 DIRENSION (300-B) 158 0015 DIRENSION (300-B) 158 0016 DATA JERO/701-17, 17, 17, 17, 17, 17, 17, 17, 17, 17,	COMPILE	R OPTIONS - NAME= MAIN, OP.T=00, LINECNT=50, SOURCE, EBCDIC, NOLIST,	, DECK, LOAD, MAP, NOEDIT, NOID
ISM 0003 IMPLICIT INTEGER#2(1) ISM 0005 DIMENSION ISM 0006 DIMENSION ISM 0007 DIMENSION ISM 0008 DIMENSION ISM 0009 OIMENSION ISM 0009 DIMENSION ISM 00109 DIMENSION ISM 00104 DIMENSION ISM 00105 DIMENSION ISM 00114 DIMENSION ISM 00120 DIMENSION ISM 0014 DIMENSION ISM 0014 DIMENSION ISM 0014 DIMENSION ISM 0015 DATA JSM 0016 DATA JSM 0017 OATA JSM 0018 DATA JSM 0019 DATA JSM 0018 DATA JSM 0018 DATA JSM 0018 DATA JSM 0018 DATA JSM 0020 DATA JSM 0020			9
15N 0005 DIMENSION JMFAB (200-B), KSYMAD (2001) 15N 0006 DIMENSION LCARDW (300), LACSLE (3001), JASTEL (3001) 15N 0006 DIMENSION MCDUP (300) 15N 0006 DIMENSION JCDUP (300) 15N 0010 DIMENSION JCDUP (300) 15N 0010 DIMENSION JCDUP (300) 15N 0011 DIMENSION JTERPS (17), JENG(21), JKREG(22) 15N 0015 DIMENSION JTERPS (17), JENG(21), JKREG(21) 15N 0016 DIMENSION JTERPS (17), JENG(21), JKREG(21) 15N 0017 DIMENSION JTERPS (17), JENG(21), JKREG(22) 15N 0016 DIMENSION JTERPS (17), '', '', ''' 15N 0017 DATA JSEG07'07' 15N 0018 DATA JSEG07'07' 15N 0016 DATA JSEG07'07' 15N 0017 DATA JSEG07'07' 15N 0018 DATA JSEG07'07' 15N 0022 COMMON AMEA2/ JN8(56), JOPCDE (6,256), JSED8 (256), 15N 0023 DIMERSION ROMITO (200, ACMUSFL200), ALPHTR(200), 15N 0023 DIMERSION JRAWHIOI (200, ACMUSFL200), ALPHTR(200), 15N 0025 COMMON AMEA2/JN8(50), 11, 12 15N 0025 DIMERSION JRAWHIOI (200, ACMUSFL200), ALPHTR(200), 15N 0025 DIMERSION JRAWHIOI (200, ACMUSFL200), ALEWITR (200, ACMUSFL	ISN 0003	IMPLICIT INTEGER#2(J)	8
15N 0006 DIMENSION JASSOP (300), JASTAL (300) 15N 0007 DIMENSION JCARM (300), LASTAL (300) 15N 0008 DIMENSION JCARM (300), LASTAL (300) 15N 0009 DIMENSION JCARM (300), LASTAL (300) 15N 0009 DIMENSION JCARM (300), LASTAL (300) 15N 0010 DIMENSION JCARM (300), LASTAL (300) 15N 0011 DIMENSION JCARM (300), LASTAL (300) 15N 0012 DIMENSION JCARM (300), LASTAL (300) 15N 0013 DIMENSION JCARM (300), LASTAL (300) 15N 0014 DIMENSION JCARM (300), LASTAL (300) 15N 0015 DIMENSION JCARM (300), LASTAL (300) 15N 0016 DATA JSTAL (300), ''', '', '', ''' 15N 0017 DATA JSTAL (300), ''', ''', ''', ''' 15N 0018 DATA JERAKN, JCOMMA' (1, '', '', '', '') 15N 0027 DATA JERAKN, JCOMMA' (1, '', '', '', '') 15N 0027 DATA JERAKN, JCOMMA' (1, '', '', '', '') 15N 0027 DATA JERAKN, JCOMMA' (1, '', '', '', '') 15N 0027 CAMAN (AREACY JNRI36), I, JUSCE (6, C256), JSIDB (256), SIDB			<u>6</u> 01
15N 0007 DIMENSION JCARDN 13001, LACSLE (3001, JROWNM 1300) 15N 0009 DIMENSION JCARD 3001 15N 0019 DIMENSION JCARD 1000 15N 0012 DIMENSION JCARD 1000 15N 0013 DIMENSION JCARD 1000 15N 0014 DIMENSION JCARD 1000 15N 0015 DIMENSION JCARD 1000 15N 0016 DATA JSTOP (5), 'T', 'D', 'P', '', '', '' 15N 0017 DIMENSION JCARD 1000 15N 0018 DATA JSTOP (5), 'T', 'D', 'P', '', '', '' 15N 0016 DATA JSTEP (5), 'T', 'D', 'P', '', '', '' 15N 0017 DIMENSION JCARD 1000 15N 0018 DATA JSTEP (7), 'P', '', '', '', '', '', '', '', '', '	ISN 0006	DIMENSION JABSOP (300), JCDTYP (300), JASTCL (300)	
15N 0000 DIMENSION JSTOBE (300) 15N 0010 DIMENSION JIKP(6), JKN0(4) 15N 0011 DIMENSION JIKP(6), JKN0(4) 15N 0012 DIMENSION JIKP(6), JKN0(4) 15N 0013 DIMENSION JIKP(7), JKR0(2), JKR0(2) 15N 0014 DIMENSION JIKP(7), JKR0(2), JKR0(2) 15N 0015 DIMENSION JIKP(7), '', '', '', '' 15N 0016 DATA JENO/'C', '', '', '', '', '', '' 15N 0017 DATA JENO/'C', '', '', '', '', '', '', '' 15N 0018 DATA JENO/'C', '', '', '', '', '', '', '', '', '',		DIMENSION LCARDN (300), LACSLC (300), JROWNM (300)	12
ISN 0011 DIMENSION JIEMPIGN JERMAGN ISN 0012 DIMENSION JIRGG(2), JJREG(2), JJREG(2) ISN 0013 DIMENSION JIRGG(2), JJREG(2), JJREG(2) ISN 0014 DIMENSION JIRGG(2), JJREG(2), JJREG(2) ISN 0015 DIMENSION JIRGG(2), JJREG(2), JJREG(2) ISN 0016 DATA JIEAN/10*, 10*, 10*, 1*, **, ** ISN 0017 DIMENSION JIRGG(2), JREG(2), JREG(2) ISN 0018 DATA JIEAN/10*, 10*, 10*, 1*, **, ** ISN 0019 DATA JIEAN/10*, 10*, 10*, 1*, **, ** ISN 0020 DATA JIEAN/10*, ICOMMA/(*,*)*, ** ISN 0021 DATA JIEAN/10*, ICOMMA/(*,*)*, ** ISN 0022 COMMON /AREA4/JNRAG(COMA/*(*,*)*, ** ISN 0023 DIMENSION JREAKINGON JRUKSE(200), RULPNTR(200), ACOMOLO20) ISN 0024 COMMON/AREA4/JNRAG(1000, 30), INSLOC ISN 0025 DIMERGENON JARUKI(1000, 30), INSLOC ISN 0026 DIMERGENON JARUKI(1000, 30), INSLOC ISN 0027 DO 2000 LLE1, 1000 DO 2000 LLE1, 1000 DO 2000 LLE1, 1000 ISN 0023 DO 2000 LLE1, 1000 ISN 0024 DO 2000 LLE1, 100 ISN 0025 INTAL JIE PRE PRE PRE PRE PRE PRE PRE PRE PRE PR			
ISN 0012 DIMENSION JTEMPS (7) ISN 0013 DIMENSION JHELD (5) ISN 0014 DIMENSION JHELD (5) ISN 0015 DIMENSION JHELD (5) ISN 0016 DATA JEERO(7), 'A', 'P', 'A', 'A', 'A', 'A', 'A', 'A'			
ISN 0013 DIMENSION JIREG(2), JAREG(2), JKREG(2) ISN 0014 DIMENSION JSTOP(6) ISN 0015 DIMENSION JSTOP(6) ISN 0016 DATA JSTOP(5), '1', '0', 'P', ', '/ ISN 0017 DATA JZEG(7'0', '', 'N', '0', 'P', ', '/ ISN 0018 DATA JZEG(7'0', '', 'N', '0', 'P', ', '/ ISN 0019 DATA JZEG(7'0', '', 'N', '0', 'P', ', '/ ISN 0010 DATA JZEG(7'0', '', 'N', '', '', '', '', '', '', '',			
ISN 0015 DIMENSION_JSTOP(6) ISN 0016 DATA_JSTOP(6) ISN 0017 DATA_JSERO/107/ ISN 0018 DATA_GENO/107/ ISN 0019 DATA_GENO/107/ ISN 0020 DATA_GENO/107/ ISN 0021 DATA_GENO/107/ ISN 0022 COMMON /AREA/J.MIG01, JCOULE (6,2561, JSIDB (256), ISN 0023 DIMENSION ARMONITIZOU, ARMUSFIZOU, JACONGIZOU, ISN 0024 X ROMCHIZOU, ARMUSFIZOU, JACONGIZOU, ISN 0025 COMMON /AREA/JMIG01, ILJ ISN 0026 INTEGER#2 INSIGC ISN 0027 DIMENSION JARUM(10), ILJ ISN 0028 DATA_JRUW/101, ILJ DATA JSUUM/101, ILJ JSUUM/101, ILJ ISN 0030 DO 2000 LL=1, 1000 ISN 0031 2000 DL=1, 1000 ISN 0032 DIMENSION JACC-1 ISN 0033 INSLEC ISN 0034 MRIFER, 30001 ISN 0035 MRIFER, 30001 ISN 0036 DO 400 LJJ = 1,8 <t< td=""><td>ISN 0013</td><td>DIMENSION JIREG(2), JJREG(2), JKREG(2)</td><td></td></t<>	ISN 0013	DIMENSION JIREG(2), JJREG(2), JKREG(2)	
ISN 0016 DATA JERO/Y07/ ISN 0017 DATA JERO/Y07/ ISN 0018 DATA JERO/Y07/ ISN 0020 DATA JERO/Y07/ ISN 0020 DATA JERO/Y07/ ISN 0020 DATA JERO/Y07/ ISN 0021 DATA JERO/Y07/ ISN 0022 COMMON /AREA2/ JNB1301, JOPCDE (6,2561, JSIDB (256), ISN 0023 DIMENSION ROWIOTI2001, RCMUSFI2001, JACONGI2001, ISN 0024 COMMON/AREA4/JNB01, 1,13 ISN 0025 COMMON/AREA4/JNB01, 1,14 ISN 0026 INTEGER*2 INSLOC ISN 0027 DIMENSION RAWHON JINSLOC ISN 0028 DATA JERO/Y07/ 11,122,131,44,152,164,171,48,191/ ISN 0029 DD 2000 LL1=1,1000 ISN 0030 DD 2000 LL1=1,1000 ISN 0031 DINECKLELI,LK1=0 ISN 0032 INTRACELLL,LK1=0 ISN 0033 INSLOC=1 ISN 0034 WRITE(6,3001) ISN 0035 JBECK=1 C INTIALIZE DORE ENTRY IN JSMTAB			
ISN 0017 DATA JERO/'0'/ ISN 0018 DATA JERO/'0'/ ISN 0019 DATA JERO/'0'/ ISN 0019 DATA JERO/'0'/ ISN 0019 DATA JERO/'0'/ ISN 0020 DATA JERAN, JERO/'0'/ ISN 0021 DATA JERAN, JERO/'0'/ ISN 0022 COMMON AREA/ JNR030', JOPCE (6,256), JSIDB (256), ISN 0023 OIMENSION ARONIO1 (2001, REAMSF1200), RUMSF1200), ISN 0024 X ROKCN12200, RESTYP1200, RRUMSF1200, JACON01200) ISN 0025 COMMON AREA/ JNR030, 11,1 J ISN 0026 INTEGER*2 INSIGE ISN 0027 DIRENSION ARUMT/10,1,1,2,7,3,1,4,151,16,1,77,18,19,7 ISN 0028 DATA JERNE PRG TRACE AREA TO 0 ISN 0029 DD 2000 LLL1,1000 ISN 0030 DO 0200 LL1,1,100 ISN 0031 2000 JTRACE(LL1,LK)=0 ISN 0032 INTRA'I ISN 0033 INSEC=1 ISN 0034 MRITE(6,3001) ISN 0035 MRITE(6,3001) ISN 0036 DO 400 LJJ = 1,8 ISN 0037 III = 1 ISN 0038 DO 60 LJJ = 1,8 ISN 0039 60 JSMTA6 (III,LJJ) = JBLANK	ISN 0016	DATA JSTOP/*S*,*T*,*O*,*P*,* *,* */	
ISN 0019 DATA JBLANK, JSNCLN/* 1, *:1/ ISN 0020 DATA JSTER/**/ ISN 0021 DATA JSTER/**/ ISN 0022 COMMON / AREAZ / JNSCOM A/(*,*)*,*/ ISN 0023 DIMENSION ROWTOT (200), RENNEF (200), LEPNTR (200), ISN 0024 COMMON / AREAZ / JNSCOM , RAUMSF (200), JACONO (200) ISN 0025 COMMON / AREAZ / JNSCOM , RAUMSF (200), JACONO (200) ISN 0026 INTEGER** ISN 0027 DIMENSION JRAUTACE (1000, 30), INSLOC ISN 0028 DATA JSUNK* (201), 1, I ISN 0027 DIMENSION JRAUMITO ISN 0028 DATA JSUNK* (201), 1, I ISN 0029 DATA JSUNK* (201), 1, I ISN 0027 DIMENSION JRAUMITO ISN 0028 DATA JSUNK* (201), 1, I ISN 0029 DO 2000 LL=1, 1, 000 ISN 0030 DO 2000 LL=1, 1, 000 ISN 0032 INTREL ISN 0033 INSLOC=1 ISN 0034 WRITE(6, 3001) ISN 0035 JDECK=1 C C C INTITALIZE ONE ENTRY IN JSMTAB ISN 0034 DO 60 LJJ = 1, 8 ISN 0035 GO SAMTAB (III LIJU) = JSLANK			······································
ISN 0020 DATA JASTER/**/ ISN 0021 DATA JARAN, JEPARN, JEOHMA/*(*,*)*,*/ ISN 0022 COMMON / AREA2, JAB(36), JOPCDE (6,256), JSIDB (256), ************************************		DATA JEND/'E', 'N', 'D', ' '/ DATA JBLANK.JSMCIN/'', ':'/	
ISN 0022 COMMON /AREAZ/ JNB(36), JOPCDE (6,256), JSIDB (256), *JITYPE (256), JEXITF (300) ISN 0023 DIMENSION ROMUTOT(200), RCNUSF(200), JACDNO(200) X ROUCRT(200), RSFTP(200), RNNUSF(200), JACDNO(200) ISN 0024 COMMON/AREA/JN(80), [1,1] ISN 0025 COMMON/AREA/JN(80), [1,1] ISN 0026 INTEGER*2 INSLOC ISN 0027 DIMENSION JRNUM(10) ISN 0028 DATA JRNUM/10', '1', '2', '3', '4', '5', '6', '7', '8', '9'/ C INITIALIZE PRG TRACE AREA TO 0 ISN 0030 D0 2000 LK=1, 300 ISN 0031 2000 JTRACE(LLL, LK)=0 ISN 0032 INTRACE(LLL, LK)=0 ISN 0033 INSLOC=1 SN 0034 WRITE(6, 3001) ISN 0035 WRITE(6, 3001) ISN 0036 D0 60 LJ = 1, 8 C INITIALIZE ONE ENTRY IN JSMTAB ISN 0037 D1 = 1, 8 SN 0038 D0 60 LJ = 1, 8 SN 0039 GO JSMTAG (ITILIJJ) = JBLANK C INITIALIZE ISN 0035 HITIALIZE SN 0040 LOC=0 ISN 0043 HM = 1	ISN 0020	DATA JASTER/***/	
*JITYPE (256), JEXITF (300) ISN 0023 DIMENSION ROWOTIZ00), RAUMSF(200), RAUMSF(200), JACDN0(200) X ROWCRT(200), RSFTYP(200), RAUMSF(200), JACDN0(200) ISN 0024 COMMON/PROG/JTRACE(1000, 30), INSLOC ISN 0025 DIMENSION JANUM/10) ISN 0026 INTEGER*2 INSLOC INTEGER*2 INSLOC INITIALIZE PROG TRACE AREA TO 0 ISN 0030 DO 2000 LK=1, 30 ISN 0031 2000 JTRACE(LLL, K)=0 ISN 0032 INTRACE(LLL, K)=0 ISN 0033 INSLOC=1 ISN 0034 WRITE(6, 3001) ISN 0035 WRITE(6, 3001) ISN 0037 III = 1 ISN 0037 DO 60 LJ = 1, 8 ISN 0037 DO 60 LJ = 1, 8 ISN 0037 DO 60 JJI = 1, 8 ISN 0044 LDC=0 ISN 0045 MR = 1 ISN 0045 MR = 1 ISN 0046 DO 50 DO 60 JM = 1 ISN 0047 MR = 1			
ISN 0023 DIMENSION ROWIDI(200), RCNUSF(200), JACDN0(200) X R0KCR1(200), RSTVP(200), RAUMSF(200), JACDN0(200) ISN 0024 COMMON/AREA/JN(80), I.J.J ISN 0025 COMMON/AREA/JN(80), I.J.J ISN 0026 INTEGER*2 INSLOC ISN 0027 DIMENSION JRNUM'10, I.J.'.'.'.'.'.'.'.'.'.'.'.'.'.'.'.'.'.'.			
ISN 0024 COMMON/AREA/JN(80),1,1,J ISN 0025 COMMON/PROG/JNEACE(1000,30),INSLOC ISN 0026 INTEGER*2 INSLOC ISN 0027 DIMENSION JARNUM(10) ISN 0028 DATA JRNUM/0','1','2','3','4','5','6','7','8','9'/ ISN 0027 DIMENSION JARNUM(10) ISN 0028 DATA JRNUM/0','1','2','3','4','5','6','7','8','9'/ ISN 0029 DD 2000 LLE=1,000 ISN 0030 DD 2000 LLE=1,000 ISN 0031 2000 JTRAEE(LLL,LK)=0 ISN 0032 INTR=1 ISN 0033 INSLOC=1 ISN 0034 WRITE(6,3001) ISN 0035 JDECK=1 C C C INITIALIZE ONE ENTRY IN JSMTAB ISN 0037 III = 1 ISN 0039 D0 60 LJJ = 1,8 ISN 0039 D0 60 LJJ = 1,8 ISN 0040 IJK=0 ISN 0041 LOC=0 ISN 0042 M = 1 ISN 0043 M N = 1 Z43 I. CONWOY	ISN 0023	DIMENSION ROWTOT (200), RCNUSF(200), RLPNTR (200),	
15N 0025 COMMON/PROC/JTRACE(1000,30), INSLOC 15N 0026 INTEGER*2 INSLOC 15N 0027 DIMENSION JRNUM(10) 028 DATA JRNUM/10/, '1', '2', '3', '4', '5', '6', '7', '8', '9'/ 15N 0028 DO 2000 LL=1, 1000 15N 0029 DD 2000 LL=1, 1000 15N 0030 DD 2000 LL=1, 1000 15N 0031 2000 JTRACE(LLL, LK)=0 15N 0032 INTRACE 15N 0033 INSLOC=1 15N 0034 WRITE(6, 3000) 15N 0035 MRITE(6, 3001) 15N 0036 JDECK=1 C C 15N 0037 III = 1 15N 0037 III = 1 15N 0038 DO 6 0 LJJ = 1,8 15N 0039 60 JSMTAB (III,LJJ) = JBLANK C INITIALIZE 15N 0040 IJK=0 15N 0040 IJK=1 15N 0040 IJK=0 15N 0040 IJK=1 15N 0040 IJK=0 15N 0042 M = 1 15N 0043 MN = 1	ISN 0024		
ISN 0027 DIMENSION JANUM/101 ISN 0028 DATA JRNUM/101, 11, 12, 13, 14, 15, 16, 17, 18, 19, 7 ISN 0028 DATA JRNUM/100, 11, 12, 13, 14, 15, 16, 17, 18, 19, 7 ISN 0029 DD 2000 LL=1, 1000 ISN 0030 DD 2000 LL=1, 1000 ISN 0031 2000 LL=1, 1000 ISN 0031 2000 LL=1, 30 ISN 0032 INTR-1 ISN 0033 INSLOC=1 ISN 0034 WRITE(6, 3001) ISN 0035 WRITE(6, 3001) ISN 0036 DD 200E LT C C C INITIALIZE ONE ENTRY IN JSMTAB ISN 0037 III = 1 ISN 0038 D0 60 LJJ = 1,8 ISN 0039 60 JSMTAB (III,LJJ) = JBLANK C INITIALIZE ISN 0040 IJTALIZE ISN 0042 M = 1 ISN 0043 MM = 1 Z43 I. CODWAY	ISN 0025	CDMMON/PROG/JTRACE(1000,30), INSLOC	
ISN 0028 DATA JRNUM/ 0,11,12,12,13,14,15,16,17,18,19,7 C INITIALIZE PROG TRACE AREA TO 0 ISN 0029 DD 2000 LK=1,30 ISN 0031 2000 JTKR=1 ISN 0032 INTR=1 ISN 0033 INSLOC=1 ISN 0034 WR ITE (6,3000) ISN 0035 WR ITE (6,3001) ISN 0036 JDECK=1 C C ISN 0037 III = 1 ISN 0038 D0 60 LJJ = 1,8 ISN 0039 60 JSMTAB (III,LJJ) = JBLANK C IIIILLIZE ONE ISN 0038 D0 60 LJ = 1,8 ISN 0039 GO INTTALIZE ISN 0034 M = 1 Z4 3 I. CODWGY			·
C INITIALIZE PROG TRACE AREA TO 0 ISN 0029 DD 2000 LLE-1,000 ISN 0031 2000 JTRACE(LLL,K)=0 ISN 0032 INTR=1 ISN 0033 INSLOC=1 ISN 0034 WRITE(6,3000) ISN 0035 WRITE(6,3001) ISN 0036 JDECK=1 C C C C C INITIALIZE ONE ENTRY IN JSMTAB ISN 0037 III = 1 ISN 0038 DD 60 LJJ = 1,8 ISN 0039 GO JSMTAB (III,LJJ) = JBLANK C INITIALIZE ISN 0040 IJK=0 ISN 0042 M = 1 ISN 0043 MH = 1 Z43 L. CODWARY	ISN 0028		
ISN 0030 D0 2000 LK=1,30 ISN 0031 2000 JTRACE(LLL+LK)=0 ISN 0032 INTR=1 ISN 0033 INSLOC=1 ISN 0034 WRITE(6,3001) ISN 0035 WRITE(6,3001) ISN 0036 JDECK=1 C C C INITIALIZE ONE ENTRY IN JSMTAB ISN 0037 III = 1 ISN 0038 D0 60 LJJ = 1,8 ISN 0039 Go LJJ = JBLANK C INITIALIZE ISN 0041 LOC=0 ISN 0042 M = 1 ISN 0043 MM = 1	÷	INITIALIZE PROG TRACE AREA TO O	
ISN 0031 2000 JTRACE(LLL,LK)=0 ISN 0032 INTR=1 ISN 0033 INSLOC=1 ISN 0034 WRITE(6,3000) ISN 0035 WRITE(6,3001) ISN 0036 JDECK=1 C C C INITIALIZE ONE ENTRY IN JSMTAB ISN 0037 III = 1 ISN 0038 DD 60 LJJ = 1,8 ISN 0039 60 JSMTAB (III,LJJ) = JBLANK C INITIALIZE ISN 0040 IJK=0 ISN 0042 M = 1 ISN 0043 MM = 1 Z43 I. CODWQY		DO 2000 LL=1,1000	
ISN 0033 INSLOC=1 ISN 0034 WRITE(6,3001) ISN 0035 WRITE(6,3001) ISN 0036 JDECK=1 C C C INITIALIZE ONE ENTRY IN JSMTAB ISN 0037 III = 1 ISN 0037 Of the entry in JSMTAB ISN 0037 III = 1 ISN 0038 DO 60 LJJ = 1,8 ISN 0039 60 JSMTAB (III,LJJ) = JBLANK C INITIALIZE ISN 0040 IX=0 ISN 0042 M = 1 ISN 0043 MM = 1 Z43 I. CODWQY		000 JTRACE(LLL,LK)=0	
ISN 0034 WRITEF6,3000) ISN 0035 WRITEF6,3001) ISN 0036 JDECK=1 C C C INITIALIZE ONE ENTRY IN JSMTAB ISN 0037 III = 1 ISN 0038 D0 60 LJJ = 1,8 ISN 0039 60 JSMTAB (III,LJJ) = JBLANK C INITIALIZE ISN 0040 IJK=0 ISN 0042 M = 1 ISN 0043 MM = 1 Z43 L.CODWQY			
$\begin{array}{c} ISN \ 0036 & JDECK=1 \\ C & \\ C & \\ C & INITIALIZE \ ONE \ ENTRY \ IN \ JSMTAB \\ ISN \ 0037 & III = 1 \\ ISN \ 0038 & D0 \ 60 \ LJJ = 1,8 \\ ISN \ 0039 & 60 \ JSMTAB \ (III,LJJ) = JBLANK \\ C & INITIALIZE \\ ISN \ 0040 & IJK=0 \\ ISN \ 0041 & LOC=0 \\ ISN \ 0042 & M = 1 \\ ISN \ 0043 & MM = 1 \\ \hline 243 \\ \hline 1. \ CODWQY \\ \hline \end{array}$	ISN 0034	WRITE(6,3000)	·····
C C C INITIALIZE ONE ENTRY IN JSMTAB ISN 0037 III = 1 ISN 0038 DD 60 LJJ = 1,8 ISN 0039 60 JSMTAB (III,LJJ) = JBLANK C INITIALIZE ISN 0040 IJK=0 ISN 0042 M = 1 ISN 0043 MH = 1			
C INITIALIZE ONE ENTRY IN JSMTAB ISN 0037 III = 1 ISN 0038 D0 60 LJJ = 1,8 ISN 0039 60 JSMTAB (III,LJJ) = JBLANK C INITIALIZE ISN 0040 IJK=0 ISN 0041 LDC=0 ISN 0043 MM = 1 Z43	C	JDECK-1	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	-	THITTALIZE ONE ENTOY IN JONTAG	
ISN 0039 60 JSMTAB (III,LJJ) = JBLANK C INITIALIZE ISN 0040 IJK=0 ISN 0041 LOC=0 ISN 0042 M = 1 ISN 0043 MM = 1 Z43	ISN 0037		
$ \begin{array}{cccc} C & INITIALIZE \\ ISN 0040 & IJK=0 \\ ISN 0041 & LOC=0 \\ ISN 0042 & M = 1 \\ ISN 0043 & MM = 1 \\ \hline 243 \\ \hline L. CODWQY $	ISN 0038		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			· · · · · · · · · · · · · · · · · · ·
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	ISN 0040	IJK=0	
ISN 0043 MM = 1 Z43 1. Conway			·
L. Conway			
L. Conway			
Archives	L. Conway	/	
	Archives		

		PAGE 002
ISN 0044 ISN 0045		
ISN 0045		
	C INITIALIZE WORKING AREAS	
ISN 0047	DD 2005 LLL=1,200	
ISN 0048	JACDNO(LLL)=0	
ISN 0049 ISN 0050	ROWTOT(LLL)=0	
ISN 0050	RCNUSF(LLL)=0 RLPNTR(LLL)=0	
ISN 0052		
ISN 0053	RSFTYP(LLL)=1	
ISN 0054	RNUMSF(LLL)=1	
ISN 0055		
ISN 0056 ISN 0057	DO 2006 LLL=1,300 JEXITF(LLL)=0	
ISN 0058	2006 CONTINUE	
	C	
	<u> </u>	
ISN 0059	10 IJK=IJK+1	
ISN 0060 ISN 0062	IF(IJK.LT.300) G0 T0 11 WRITE(6,3)	
ISN 0063	STOP	
ISN 0064	11 LCARDN (IJK) = IJK	
	C CHECK FOR COMMENT CARD	
ISN 0065	12 READ (5,1) JN	
ISN 0066	IF (JN(1) .EQ. JASTER) GO TO 12	
ISN 0068 ISN 0069	I = 1 CALL BLNKCK(I,INT)	
ISN 0070	I= INT	
ISN 0071	20 KCDUNT = 0	
ISN 0072	LACSLC(IJK) = LOC	
	C SCAN TO PICK UP WORD	
ISN 0073 ISN 0074	28 KCOL = 1 30 I = 1+1	
ISN 0075	D0 35 L = 1,36	
ISN 0076	IF (JN(I) .EQ. JNB(L)) GO TO 30	
ISN 0078	35 CONTINUE	
	C SAVE LENGTH OF WORD	
ISN 0079 ISN 0080	KSUM = I-KCOL KCOLL = I-1	
131 0000	C CHECK FOR BLANK DR SEMICOLON	
ISN 0081	IF (JN(I) .EQ. JASTER) GO TO 98	
ISN 0083	IF (JN(I) .EQ. JBLANK) GO TO 100	
ISN 0085	IF (JN(I) .EQ. JSMCLN) GD TO 40	
ISN 0087	C BRANCH TO SEARCH SYMBOL TABLE 40 ASSIGN 205 TO IA	
ISN 0087	GO TO 250	
ISN 0089	205 GO TO (210), IB	
	C LABEL WAS IN SYMBOL TABLE	
	C STORE CURRENT LOCATION	
4	244	
		······································
	onway	
Arc	hives	
Der bei seite		

562 Pr 4 40

and a second second

15N 0090 KSYAADIKA-11 = LCC PAGE 003 15N 0090 C SIDME_CAREAN_CAD HAMBER)				
1 SN 0000 C KSTARDINE 11 = LCE NUMBER					5
154 0.90 31000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 <td< td=""><td>э —</td><td>ISN 0090</td><td>KSYMAD(MX-1) = LOC</td><td>PAGE 003</td><td>3 7</td></td<>	э —	ISN 0090	KSYMAD(MX-1) = LOC	PAGE 003	3 7
158 0091 JACOMD (W-L) = 1.CAMM(13K)			C STORE CURRENT CARD NUMBER		s C
C LABEL NOT IN SYRADLITAL Image: Constraint of the synapse in the s	•		JACDNO (MX-1) = LCARDN(IJK)		9
ISN 0092 210 KSYMADITI -11 = 10 C in ISN 0092 2 5 CARC UNABER in ISN 0092 2 5 CARC UNABER in ISN 0093 1 = CARONITIKI -11 = CARONITIKI in ISN 0093 1 = TAR in ISN 0093 1 = TAR in ISN 0093 1 = TAR in ISN 0093 9 # XITETIKI 28,990,990 in ISN 0003 1 = -1 + 1 in in ISN 0101 CARCE NER KER 0 CARD 0R 0P CODE in in ISN 0103 CARCE NER KER 0 CARD 0R 0P CODE in in in ISN 0103 CARON CONCOLL in in in in ISN 0103 CARON CONCOLL in in in in ISN 0106 CANON CONCOLL in in in in ISN 0108 AMITE (ISA ISA in in in in ISN 0108 CANON CONCOLL in in in in ISN 0108 CANON CONCOLL	9 _				۷ 🕻
1 154 0095 2 STORE CURRENT CARD MURDER 11 158 0095 215 ALCONGTILLY					8
158.0094 JACONDILIT -1 - J. CARONILAK) 11 158.0095 1 - 1 - 1 - CARONILAK) 11 158.0095 1 - 1 - 1 - CARONILAK) 11 158.0095 1 - 1 - 1 - CARONILAK) 11 158.0095 1 - 1 - 1 - CARONILAK) 11 158.0095 1 - 1 - 1 - CARONILAK) 11 158.0095 0 - 1 - 0 - 2 A 3950, 950 11 158.0097 9 - 2 EXITFILIKY = 1 1 158.0007 0 - 0 - 1 - 0 - 2 A 950, 950 11 158.0102 10 - 0 - 1 - KCOL KODL 11 158.0102 10 - 0 - 1 - KCOL KODL 11 158.0103 10 - 0 - 1 - 0 - 1 - 0 - 1 - 0 - 0 - 0 -) —		210 KSYMAD(111 - 1) = LOC		
ISN 0095 215 1 = 1 + 1 7 ISN 0099 CALL BLACKK 11, (NT) 7 ISN 0099 IF (11 - 80) 28, 990, 990 7 ISN 0099 IF (11 - 80) 28, 990, 990 7 ISN 0099 IF (11 - 80) 28, 990, 990 7 ISN 0101 CHECK FOR END CARD DR OP CODE 7 ISN 0102 CHECK FOR END CARD DR OP CODE 7 ISN 0103 IF (11 / 10), 160, JED TO 105 7 ISN 0103 OI 105 105 C0 TO 105 7 ISN 0105 OI 105 IN (16, 61 / JR 7 ISN 0106 C ROVE CURRENT CARD TO FILE 7 ISN 0107 C ROVE CURRENT CARD TO FILE 7 ISN 0108 C ROVE CURRENT CARD TO FILE 7 ISN 0109 DO 106 N IN (10, 47) = 3/(11) 7 ISN 0109 ON OTO ISO 7 7 ISN 0109 ON TO ISO 7 7 ISN 0109 C ROVE CURRENT CARD TO FILE 7 ISN 0109 ISO 00 TO ISO 7 7 ISN 0112 OO TO ISO NI ISO 7 7 <td></td> <td></td> <td>$JACDND(JII \rightarrow) = (CARDN(JIK))$</td> <td></td> <td>N</td>			$JACDND(JII \rightarrow) = (CARDN(JIK))$		N
158 0096 CALL BLUKCK (1, INT) 158 0099 1 = INT 158 0099 9 IE KITFIER 158 0100 1 = 1 158 0100 1 = 1 158 0100 1 = 1 158 0101 0 L = 1 158 0102 0 L = 1 158 0102 0 L = 1 158 0103 0 L = 1 158 0105 60 TO 130 158 0105 60 TO 130 158 0105 60 TO 130 158 0106 MRIFE 16.61 JR 158 0107 C EDDTRITAN = 12 158 0106 MATE 1480 158 0107 DB 105 N = 1.40 158 0111 00 TO 105 = 3 MRIH 158 0112 90 WRITE 16.71 158 0113 GO TO 105 158 0114 100 TO 00 DO 105 N = 3 MRIH 158 0115 100 JASTEL 11.0X = 1 158 0116 100 JASTEL 11.0X = 1 158 0116 DO JASTEL 11.0X = 1		the second se			
138 0099 1 F (M = 10) 28 990,990 158 0099 9 H EXIF(10) 1 158 0100 C HECK FOR END CAND DR OP CODE 158 0101 C OHECK FOR END CAND DR OP CODE 158 0103 1 J + 4 L 158 0104 C OHECK FOR END CAND DR OP CODE 158 0105 100 L = 1 158 0105 10 J + 64. JEND(L1) GO TO 105 158 0106 105 L = L + 1 158 0106 105 L = L + 1 158 0106 105 L = L + 1 158 0107 C BND CAND = 12 158 0107 C BND CAND = 12 158 0109 WETTE (A+A) JN 158 0109 WETTE (A+A) JN 158 0109 DO 105 N = 1.50 158 0109 DO 106 N = 1.50 158 0112 OP WETTE (A+A) 158 0113 GO 10 150 158 0114 J93 METTE (A+A) 158 0114 J33 JETH 16 158 0114 J33 JETH 16 158 0114 J32 JETH 16 <td>) _</td> <td></td> <td>CALL BLNKCK (I, INT)</td> <td></td> <td>-</td>) _		CALL BLNKCK (I, INT)		-
158 0099 98 JEXITF[10K] * 1 158 0100 1 = K FOR END CAD OR OP CODE 158 0101 100 L = K FOR END CAD OR OP CODE 158 0102 001 05 1 = KC01, KC01, 158 0103 1F (JN (LJ) - EGA JEND(L)) GO TO 105 158 0105 60 TO 130 158 0105 105 L = L + 1 158 0106 005 L = L + 1 158 0107 SED OPANCKI = 12 158 0108 MOYE CURRENT CARD TO FILE 158 0109 00 106 N = 1,80 158 0100 106 JM (LM, A) = JNINI 158 0110 106 JM (LM, A) = JNINI 158 0112 90 90 JM (16 90 158 0113 GO TO 708 158 0114 93 90 KFTE (CA, A) 158 0115 C 00 TO 708 158 0116 100 JASCL (LM A) = ACOLE 158 0116 100 JA				·	\
ISN 0100 I = 1 + 1 I ISN 0101 C CHECK FOR RND CARD DK OP CODE C ISN 0103 D0 105 L4 = KC0L+KC0LL C ISN 0103 D0 105 L4 = L C ISN 0103 D0 105 L4 = L C ISN 0103 D0 105 L4 = L C ISN 0105 D0 L5 L4 = L C ISN 0106 D0 L5 L4 = L C ISN 0107 C END CARD C ISN 0108 WRITE (5,6) JN C ISN 0109 C D00Y COMENT CARD TO FILE C ISN 0100 100 JN (LKKN) = JN(KN) C ISN 0110 C0 TRO TO FILE C ISN 0110 C D01Y COMENT CARD TO FILE C ISN 0110 C D01Y COMENT CARD TO FILE C ISN 0110 C D01Y COMENT CARD TO FILE C ISN 0110 C D01Y COMENT CARD TO FILE C ISN 0111 GO TO OP CODE C C ISN 0112 C OP CODE C C ISN 0114 J J J J J J J J J J J J J J J J J J J	~ —		IF (I - 80) 28,990,990		,
C CHECK FOR END CARD OR OF CODE C 15N 0101 100 L = 1 C C 15N 0102 DD 105 I J = KCOL, KCOLL C C 15N 0105 FO TO J J = KL + KOLL / GO TO 105 C C 15N 0105 FO TO J = L + 1 C C C 15N 0107 JOTYPIIJK) = 12 C C C C 15N 0108 C END TO TO FILE C C C 15N 0107 JOTYPIIJK) = 12 FO TO FILE C C C 15N 0108 C MOIT TO TO FILE C C C C 15N 0110 GO TO 659 FO TO FILE C C C C 15N 0111 GO TO 659 FO TO FILE C C C C C C C C C C C C C C C C C C C C C C C C C C C C<)				C
15% 0.001 100 L = 1 0015 U = 1 KC0L, KC0LL 15% 0.002 10 (0) (1,1), 2(0, -2EMOLL)) GO TO 105 15% 0.005 11 (1,1), 2(0, -2EMOLL)) GO TO 105 15% 0.006 105 L = 1 + 1 15% 0.007 0.017 (1,1) = 12 15% 0.007 0.017 (1,1) = 12 15% 0.007 0.017 (1,1) = 12 15% 0.007 0.017 (1,1) = 12 15% 0.007 0.017 (1,1) = 12 15% 0.007 0.017 (1,1) = 10 15% 0.007 0.017 (1,1) = 10 15% 0.010 0.016 (1,1) = 10 15% 0.010 0.016 (1,1) = 10 15% 0.011 0.00 (1,0) = 100 15% 0.012 0.01 180 15% 0.013 0.00 7 00- 0.014 9.01 180 15% 0.014 0.01 70 - 00- 15% 0.015 0.00 00- 15% 0.016 130 ASTCL (1,1) = 1 15% 0.016 130 J ASTCL (1,1) = 1 15% 0.016 130 J ASTCL (1,1) = 0.000 15% 0.017 0.000 00- 15% 0.016 130 J ASTCL (1,1) = 0.000 15% 0.016 130 J ASTCL (1,1) = 0.000 15% 0.017 0.0180			1 = 1 + 1		
15N 0102 00 105 1J = KC0L+KC0LL 15N 0105 G0 T0 130 15N 0105 G0 T0 130 15N 0105 G0 T0 130 15N 0106 C 15N 0107 G CAN 13K = 12 15N 0107 G CAN 13K = 12 15N 0107 G CAN 13K = 12 15N 0108 WR 11F 16,61 JM 15N 0109 D0 106 N = 1,80 15N 0110 G0 10 699 15N 0111 G0 70 699 15N 0112 900 M11E 16,10 15N 0113 900 M11E 16,10 15N 0114 G 709 15N 0115 G0 10 709 15N 0116 10 JASTCL (14K) = 1 15N 0116 G 70 F0 709 15N 0116 G 70 F0 700					~
15N 0103 1F (JN (1J), EG., JEND(L)) GO TO 105 15N 0105 GO TO 130 15N 0106 105 L = L + 1 15N 0107 JUTTE (LA) = J2 15N 0107 JUTTE (LA) = J2 15N 0107 JUTTE (LA) = J2 15N 0107 OUTOE (LA) = J2 15N 0110 OD 105 N = L80 15N 0111 GO TO 699 15N 0112 OD OT 180 15N 0113 GO TO 180 15N 0114 JS STATING COLUMN OF OP-CODE 15N 0115 130 JASTCL (LA) = L 15N 0116 130 JASTCL (LA) = ACOL 15N 0117 JCOLPTIAN = KCOL 15N 0118 OU JSZ K=16 15N 0119 DU JSZ K=16 15N 0120 C EAAX JEEP 15N 0121 DU JSZ K=16 15N 0122 L COL X 15N 0123 <t< td=""><td>·</td><td></td><td></td><td></td><td>: (.</td></t<>	·				: (.
15N 0105 105 L = L + 1 15N 0107 C 15N 0107 C 15N 0107 C 15N 0107 C 15N 0108 C 15N 0109 D0 106 N = 1,80 15N 0109 D0 106 N = 1,80 15N 0110 106 N = 1,80 15N 0110 106 JN (14,K,N) = JN(N) 15N 0111 GO TO 699 15N 0112 993 WHTE 16,64 15N 0115 GO TO 708 15N 0115 GO TO 708 15N 0115 GO TO 708 15N 0116 130 JASTCL 11,N = 1 15N 0118 130 JASTCL 11,N = 1 15N 0118 130 JASTCL 11,N = 1 15N 0118 130 JASTCL 11,N = 1 15N 0120 L = 0 15N 0121 D 132 K=1,6 15N 0122 D 132 K=1,6 15N 0123		ISN 0103			į
ISN 0100 C100) _				
15N 0107 ICDTYPILIKN = 12 C 15N 0108 WRITE (56,6) JN C 15N 0109 D0 106 N = 1,80 C 15N 0101 106 JIN (10K,N) = JN(N) C 15N 0110 106 JIN (10K,N) = JN(N) C 15N 0111 G0 T0 659 C 15N 0112 900 MRITE (6,7) G 15N 0113 G0 T0 708 C C CHECK FOR OP-CODE C 15N 0116 130 ANSTL (11K) = 1 C 15N 0116 130 ANSTL (11K) = 1 C C CHECK FOR OP-CODE C 15N 0119 132 JEENPK SLAUK 15N 0119 132 LEENPK SLAUK 15N 0120 L = 0 L = 0 15N 0121 D0 132 K=1,6 C 15N 0122 D 132 K=1,6 C 15N 0123 D 132 K=1,6 C 15N 0124 D 132 K=1,6 C 15N 0125 D 135 H = KCOLL + 1 C 15N 0124 D 135 H = KCOLL + 1 C 15N 0125 D 140 H = 1,256 C 15N 0125 D					
ISN 0108 WRITE (6,6) JM C C MOVE CURRENT CARD TO FILE C ISN 0109 D0 106 N = 1,60 C ISN 0110 106 JN (10,K,N) = 1,60 C ISN 0111 GO TO 699 M(N) ISN 0112 900 WRITE (6,7) C ISN 0113 GO TO 180 C ISN 0114 930 WRITE (6,7) C ISN 0115 GO TO 180 C ISN 0116 130 dATCL (10,K,N) = 100 C ISN 0116 130 dATCL (10,K,N) = 100 C ISN 0116 130 dATCL (10,K,N) = 100 C ISN 0116 130 dATCL (10,K,N) = 00-CODE C ISN 0116 130 dATCL (10,K,N) = 00-CODE C ISN 0116 130 dATCL (10,K,N) = 00-CODE C ISN 0118 D0 132 K=1.6 C ISN 0119 132 JTERP(K) = JBLANK C ISN 0120 L = 0 L = 0 ISN 0121 D0 132 K=1.6 C ISN 0122 L = 0 L = 0 ISN 0123 135 JTERP(K) = JBLANK C ISN 0124 KOOL, KOOL + 10	~				!
C MOVE CURRENT CARD TO FILE 15N 010 00 106 N = 1.90 15N 0110 106 JIN (1JK,N) = JN(N) 15N 0112 900 HR ITE (6,7) 15N 0113 GO TO 180 15N 0114 900 HR ITE (6,7) 15N 0115 GO TO 180 15N 0116 900 PO TO 80 15N 0117 GO TO 708 C CHECK FOR 0P-CODE C CHECK FOR 0P-CODE 15N 0117 JCOLPTIAK) = KCOL C SAVE STARTING COLUMN OF 0P-CODE ISN 0119 132 X=1,6 15N 0119 D13 Z K=1,6 15N 0120 L = 0 15N 0121 D0 132 K=1,6 15N 0120 L = 0 15N 0121 D0 132 K=1,6 15N 0122 D1 35 TT = KCOL+KCOLL 15N 0124 D0 135 KT = JBLANK 15N 0125 D0 140 II = 1,256 15N 0126 L = 1,6 15N 0127 TFLEPTKI = JBLANK 15N 0126 GO 135 L=1,6 15N 0127 IFLOPTAL = KCOL + KCOL + 1 15N 0127	<u> </u>				C
1 ISN 0109 00 106 N = 1+80 C 1SN 0110 106 JIN (IJK,N) = JM(N) C 1SN 0111 GO TO 699 G 1SN 0112 00 WRITE (6,7) G 1SN 0113 GO TO 180 G 1SN 0114 090 WRITE (6,4) G 1SN 0115 GG TO 708 C C C GEK FOR 00-CODE C 1SN 0116 J30 JASTCL (IJK) = I C C C GEK FOR 00-CODE C ISN 0116 J30 JASTCL (JJK) = KCOL C ISN 0116 J0 JASTCL (JJK) = KCOL C ISN 0117 JCOLPHIJK = KCOL C JSN 0118 DO 132 K=1.6 C ISN 0120 L = 0 C ISN 0121 L = 0 J35 HT = KCOL, KCOLL C ISN 0122 L = 1 C ISN 0121 D0 J35 HT = KCOL, KCOLL C ISN 0122 L = 1, HT C ISN 0124 KTOTAL = KCOL + CACOL + 1 C ISN 0125 DO 140 I=1, 256 C ISN 0126 DT 140 C ISN 0127					
ISN 0110 100 JIN (11K,N) = JN(N) C ISN 0111 G0 10 689 G G ISN 0112 990 WRITE (6,7) G G ISN 0113 G0 10 180 G G ISN 0114 993 WRITE (6,44) G G ISN 0115 G0 10 708 C *** C C CHECK FOR OP-CODE G G G ISN 0116 130 JASTCL (11K) = 1 C G G ISN 0116 130 JASTCL TURK COLUNN OF OP-CODE G G ISN 0117 JCOLP(IJK) = KCOL G G G ISN 0113 DO 132 K=1,6 G G G ISN 0113 DO 132 K=1,6 G G G ISN 0120 L = 0 ISN 0120 G G G ISN 0121 DO 132 K=1,6 G G G G ISN 0120 L = 0 ISN 0122 IS JERPI(K) = JN(H) G G ISN 0122 L = L+1 ISN 0126 G G G ISN 0125 D0 139 LE1,2	<u> </u>				
ISN 0111 GO TO 699 ISN 0112 990 WRITE (6,7) ISN 0113 GO TO 180 ISN 0114 993 WRITE (6,4) ISN 0115 GO TO 708 C CHECK FOR OP-CODE ISN 0116 ISN 0116 ISN 0117 GO TO 708 C CHECK FOR OP-CODE ISN 0116 ISN 0117 C SAVE STARTING COLUNN OF OP-CODE ISN 0117 JCOLPTIAK) = I C SAVE STARTING COLUNN OF OP-CODE ISN 0117 JCOLPTIAK) = I C SAVE STARTING COLUNN OF OP-CODE ISN 0118 DO 132 K=1,6 ISN 0119 J32 JTEMPKLY = JALANK ISN 0120 L = 0 ISN 0121 DO 135 LT = KCOL+KCOLL ISN 0122 L = 1+1 ISN 0123 J35 JTEMPKLY = JNKITI ISN 0124 KCOL+ KCOL + KCOL + L ISN 0125 DO 139 L=1,65 ISN 0126 DO 139 L=1,65 ISN 0127 IF (JOPCDE(L,1))KE, JTEMP(L)) GO TO 140 ISN 0126 DO 139 CONTINUE ISN 0127 IF (JOPCDE(L,1))KE, JTEMP(L)) GO TO 140	,				, C
ISN 0112 990 WRITE 16,71 ISN 0113 G0 TO 180 ISN 0115 G0 TO 708 C C++ SN 0116 130 JASTCL (1JK) = I C CL+ ISN 0117 JCOLPTIAN = KCOL JSN 0118 DO 132 K+1,6 SN 0120 L = 0 ISN 0121 DO 132 K+1,6 ISN 0122 JT+ JSN 0123 JSE JSN 0124 JT+ JSN 0125 D0 135 LI = KCOL+KCOLL ISN 0126 L +1 ISN 0127 D0 135 LI = KCOL + KCOL + L ISN 0128 D0 139 LI + 6 <td></td> <td></td> <td></td> <td></td> <td><u> </u></td>					<u> </u>
ISN 0114 993 WRITE (6,4) ISN 0115 G TO 708 C ** C CHECK FOR OP-CODE ISN 0116 130 JASTCL (1JK) = 1 C CHECK FOR OP-CODE ISN 0116 130 JASTCL (1JK) = 1 C CHECK FOR OP-CODE ISN 0116 D30 JASTCL (1JK) = KCOL C CERA JTEMP C CIERA JTEMPK ISN 0118 D0 132 K=1.6 ISN 0120 L = 00 ISN 0121 D0 135 HT KCOL ISN 0122 L = 1.1 ISN 0123 135 IEHPF(L) = JNITI) ISN 0124 KTOTAL = KCOL + 1 ISN 0125 D0 140 IE TABLE O ISN 0126 C ISN 0127 I ISP CONTABLE ISN 0128 I SP CONTABLE ISN 0129 I SP CONTINUE ISN 0129)				ß
ISN 0114 993 WRITE (6,4) ISN 0115 G TO 708 c ** C CHECK FOR OP-CODE ISN 0116 130 JASTCL (1JK) = 1 C CHECK FOR OP-CODE ISN 0116 130 JASTCL (1JK) = 1 C CHECK FOR OP-CODE ISN 0116 D30 JASTCL (1JK) = KCOL ISN 0117 JCOLPTIJK) = KCOL C CIERA JTEMPK CLEAR JTEMPK GLEAR JTEMPK ISN 0118 D0 132 K=1.6 ISN 0120 L = 00 135 HI = KCOL, KCOLL ISN 0121 D0 135 HI = KCOL, KCOLL ISN 0122 L = 1+1 ISN 0123 135 JTEMP(L) = JNITT) ISN 0124 KTOTAL = KCOLL + 1 ISN 0125 D0 130 HI = ACOL + 1 ISN 0126 DC 130 HI = ACOL + 1 ISN 0127 ISN 0126 DO 130 HI = ACOL + 1 ISN 0127 IST 0140 DO 130 HI = ACOL + 1 ISN 0128 ISO CONTINUE ISN 0129 139 CONTINUE ISN 0129 139 CONTINUE ISN 0129 139 CONTINUE ISN 0129 ISO CONTINUE ISN 012		ISN 0113	GO TO 180		(3
C C CHECK FOR OP-CODE ISN 0116 120 JASTCL (1JK) = 1 C CAVE STARTING COLUMN OF OP-CODE ISN 0117 JCOLP(1JK) = KCOL C CLEAR JTEMP O 130 D 132 K=1,6 ISN 0120 L = 0 ISN 0121 D0 132 K=1,6 ISN 0120 L = 0 ISN 0121 D0 135 IT = KCOL,KCOLL ISN 0122 L = 1,1 ISN 0123 135 JTEMPI(L) = JN(1T) ISN 0124 KTOTAL = KCOL + COL + 1 O 125 D0 140 11=1,256 ISN 0127 D14 01=1,256 ISN 0127 IF(JOPCDE(L,1T).NE.JTEMPI(L)) GO TO 140 ISN 0126 GO TO 139 L=1, V ISN 0127 IF(JOPCDE(L,T).STEMPI(L)) GO TO 140 V ISN 0130 GO TO 160 V Z 4 S Z Archives 3 Archives			993 WRITE (6,4)		
C C CHECK FOR OP-CODE 1SN 0116 130 JASTCL (1JK) = 1 C CAVE STARTING COLUMN OF OP-CODE ISN 0117 JCOLPTIJK) = KCOL C CLEAR JTEMP O 135 volta D 132 k=1,6 ISN 0120 L = 0 ISN 0120 L = 0 ISN 0121 OD 135 IT = KCOL, KCOLL ISN 0120 L = 0 ISN 0121 OD 135 IT = KCOL, KCOLL ISN 0122 L = 1, 1 ISN 0123 135 JTEMP(L) = JN(11) ISN 0124 KTOTAL = KCOL + CCOL + 1 C SEARCH OP CODE TABLE O 135 N 0125 D0 139 L=1,256 ISN 0127 IF(JOPCDE(L,11).NE.JTEMP(L)) GO TO 140 ISN 0130 GO TO 140 ISN 0130 GO TO 160 ISN 0130)				C
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $					
c SAVE STARTING COLUNN OF OP-CODE ISN 0117 JCOLPTIJK) = KCOL C CERAJTEMP 0 C CLEARJTEMP C 1SN 0118 D0 132 K=1,6 C 1SN 0119 132 JTEMP(K) = JBLANK C 1SN 0120 L = 0 C 1SN 0121 D0 135 IT = KCOL,KCOLL C 1SN 0122 L = 1+1 C ISN 0123 135 JTEMP(L) = JN(11) C ISN 0124 KTOTAL = KCOL + KCOL + 1 C C SEARCH OP CODE TABLE C ISN 0126 D0 139 L=1,6 C ISN 0126 D0 139 L=1,6 C ISN 0127 IF(JOPCDELL,11).NE.JTEMP(L)) GO TO 140 C ISN 0129 139 CONTINUE C 1 ISN 0129 139 CONTINUE C 2 C C C 4 C C C 7 C C C 4 C C C 5 C C C 6 C <td>3</td> <td></td> <td></td> <td></td> <td></td>	3				
ISN 0117 JCOLP(IJK) = KCOL C C LEAR JTEMP ISN 0118 D0 132 K=1,6 ISN 0120 L = 0 ISN 0120 L = 0 ISN 0121 D0 135 II = KCOL, KCOLL ISN 0122 L = 1+1 ISN 0123 135 JTEMP(L) = JN(II) ISN 0124 K TOTAL = KCOL - KCOL + 1 C SEARCH OP CODE TABLE ISN 0125 D0 140 II=1,256 ISN 0126 D0 139 L=1,6 ISN 0127 IF(JOPCDE(L,II).NE.JTEMP(L)) GO TO 140 ISN 0129 139 CONTINUE ISN 0130 GO TO 160 II II IS IC ISN 0129 ISN 0120 ISN 0129 ISN 0120 ISN 0130 GO TO 160 II II II II ISN 0120 II ISN 0120 II	ر				(
C CLEAR JTEMP ISN 0118 DD 132 K=1,6 ISN 0119 132 JTEMP1K) = JBLANK ISN 0120 L = 0 ISN 0121 DD 135 II = KCOL, KCOLL ISN 0122 L = L+1 ISN 0123 135 JTEMP1L) = JN(II) ISN 0124 KTOTAL = KCOL - KCOL + 1 ISN 0125 D0 140 II=1,256 ISN 0126 D0 139 L=1,6 ISN 0127 IFLJOPCEIL, II).NE. JTEMP1L) GO TO 140 ISN 0129 139 CONTINUE ISN 0129 139 CONTINUE ISN 0129 139 CONTINUE ISN 0130 GO TO 160 ISN 0130 GO TO 160 ISN 0130 GO TO 160					
ISN 0118 D0 132 K=1,6 ISN 0119 132 JTEMP(K) = JBLANK ISN 0120 L = 0 ISN 0121 D0 135 TI = KCOL,KCOLL ISN 0122 L = 1 ISN 0123 135 JTEMP(L) = JN(T) ISN 0124 KTOTAL = KCOLL + KCOL + 1 C SEARCH OP CODE TABLE ISN 0125 D0 140 IT=1,256 ISN 0126 D0 139 L=1,6 ISN 0127 IF(JOPCDE(L,TI).NE.JTEMP(L)) GO TO 140 ISN 0129 139 CONTINUE 12 ISN 0130 GO TO 160 14 Accnives 2) —				£7
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					£
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ś.				Ć.
$\frac{135 0123}{135 \text{ JTEMP}(L) = JN(11)}{138 0124} \times \text{KTOTAL} = \text{KCOL} + 1$ $C \text{ SEARCH OP CODE TABLE}$ $\frac{138 0125}{138 0126} \text{ D0 140 II=1,256}$ $\frac{138 0126}{138 0127} \text{ IF}(JOPCDELL,11).\text{ NE. JTEMP}(L)) \text{ GO TO 140}$ $\frac{128 0129}{139 \text{ CONTINUE}} \text{ 139 CONTINUE}$ $\frac{12}{138 0130} \text{ GO TO 160}$ $\frac{10}{10}$ $\frac{2}{5} \frac{245}{1. \text{ Conway}}$ $\frac{4}{4 \text{ Archives}}$					
$\frac{15N \ 0124}{C} \\ KTOTAL = KCOLL - KCOL + 1 \\ C \\ SEARCH \ OP \ CODE \ TABLE \\ OD \ 140 \ 11=1,256 \\ 15N \ 0126 \\ OD \ 139 \ L=1,6 \\ 15N \ 0127 \\ IF \ (JOPCDE(L, II).NE. JTEMP(L)) \ GO \ TO \ 140 \\ 1SN \ 0129 \\ 139 \ CONTINUE \\ 12 \ 1SN \ 0130 \\ GO \ TO \ 160 \\ 10 \\ 9 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2$) —				
C SEARCH OP CODE TABLE ISN 0125 D0 140 II=1,256 ISN 0126 D0 139 L=1,6 ISN 0127 IF (JOPCDE(L,II).NE.JTEMP(L)) GO TO 140 ISN 0127 ISN 0127 ISN 0127 ISN 0127 ISN 0129 139 CONTINUE ISN 0120 GO TO 160 I0					(
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$) _	ISN 0125			, i
ISN 0129 139 CONTINUE 12 ISN 0130 GO TO 160 10			DO 139 L=1,6		<u> </u>
12 I SN 0130 GD TD 160 10	·	ISN 0127	IF(JOPCDE(L,II).NE.JTEMP(L)) GO TO 140		
$\frac{1}{2}$ $\frac{1}$		ISN 0129	139 CONTINUE		
10 10 8 245 7 1. Conway 6 1. Conway 4 Archives 3 2	12	15N 0130	GU 10 160		
245 <u> <u> </u> </u>) 10				
6 L. Conway 5 L. Conway 4 Archives 3 2					(
6 L. Conway 5 L. Conway 4 Archives 3 2	8	245			
Archives) 7				— c
Archives		- Conwo	V		, L
	_				·
2		AICHIVES			C
	3 2				Ŭ
) -				- c

TE AN E

0 2 PAGE 004 2 ISN 0131 140 CONTINUE 7 0 С UNSUCCESSFUL SEARCH ISN 0132 WRITE(6,8) 0 ISN 0133 GO TO 180 4 : C SUCCESSFUL SEARCH 8 ISN 0134 160 CONTINUE 6 ISN 0135 161 JABSOP(IJK)=II 01 \odot ISN 0136 IF(II.EQ.256) JABSOP(IJK)=999 11 JCDTYP(IJK)=JITYPE(II) ISN 0138 Zι **ISN 0139** JSIDBB(IJK)=JSIDB(II) 0 ISN 0140 IF(JSIDB(11)-1) 165,165,170 ISN 0141 $165 \ LOC = LOC + 1$ ISN 0142 GO TO 175 0 ISN 0143 $170 \ LOC = LOC + 2$ **ISN 0144** 175 K = JCDTYP(IJK)ISN 0145 GO TO (185,185), K OISN 0146 180 WRITE (6,2) LACSLC (IJK), JN С MOVE CURRENT CARD TO FILE ISN 0147 DO 107 N = 1,80 ۲ ISN 0148 $107 \text{ JIN}(IJK,N) = JN(N)^{\circ}$ ISN 0149 GO TO 10 С SCAN TO A LEFT PAREN Ο ISN 0150 185 IK = JASTCL (IJK) ISN 0151 $DO \ 187 \ I = IK, 80$ ISN 0152 IF (JN (I) .EQ. JLPARN) GO TO 300 0 ISN 0154 **187 CONTINUE** ISN 0155 GO TO 180 С SCAN THE BRANCH AND/OR SKIP PARAMETERS 0 ISN 0156 300 JROWNM (IJK) = NNISN 0157 NNN = NNISN 0158 304 CONTINUE 0 ISN 0159 302 I = I + 1ISN 0160 303 IF (JN(I) .EQ. JASTER) GO TO 320 ISN 0162 IF (JN(I) .EQ. JCOMMA) GO TO 340 0 **ISN 0164** IF (JN(I) .EQ. JRPARN) GD TO 330 С CHECK FOR NUMERIC ISN 0166 DD 305 J = 27,36 \bigcirc IF (JN (I) .EQ. JNB(J)) GO TO 350 ISN 0167 ISN 0169 **305 CONTINUE** IF CHARACTER IS NONE OF ABOVE-ASSUME TO BE LETTER С COLLECT THE LABEL ISN 0170 360 KCOL = IISN 0171 365 I = I + IISN 0172 DO 370 L = 1,36 ISN 0173 IF (JN(I) .EQ. JNB (L)) GO TO 365 ISN 0175 370 CONTINUE C CHECK FOR SKIP INSTRUCTION AND C BYPASS SEARCH OF SYMBOL TABLE IF SKIP ISN 0176 371 IF (JCDTYP(IJK) - 2) 372, 303, 372 ISN 0177 372 KSUM = I - KCOL 12 11 10 9 246 7 O Conway 5 Archives 0

120

and the second second second

이 아이아 나라.

 \cap

Э

)

)

)

)

		PAGE 005
ISN 0178	$KCOLL = \mathbf{I} - 1$	
ISN 0179	KK = 0 C SEARCH SYMBOL TABLE	
	C BRANCH INSTRUCTION	
ISN 0180	400 ASSIGN 405 TO IA	
<u>ÍSN 0181</u>	<u>GO TO 250</u>	
ÍSN 0182	405 GO TO (410),IB C LABEL WAS IN SYMBOL TABLE	
	C STORE INDEX IN POINTER	
ISN 0183	RLPNTR(NN) = MX - 1	
ISN 0184	GO TO 303 C LABEL NOT IN SYMBOL TABLE	
ISN 0185	410 RLPNTR (NN) = III - 1	
ISN 0186	<u>GO TO 303</u>	
	C ASTERISK	
ISN 0187 ISN 0188	$\frac{320 \text{ RSFTYP(NN)} = 2}{\text{GD TO } 304}$	
1010 0100	C RIGHT PAREN	
ISN 0189	330 ROWTOT (NNN) = ROWTOT (NNN) + 1	
ISN 0190	$\frac{NN = NN + 1}{CO + CO + NO}$	
ISN 0191	GD TO 180 C NUMBER	
ISN 0192	350 RNUMSF(NN) = J - 27	
ISN 0193	$\mathbf{I} = \mathbf{I} + 1$	
ISN 0194 ISN 0195	DO $307 J = 27,36$	
ISN 0195 ISN 0197	IF (JN(I) .EQ. JNB(J)) GO TO 351 307 CONTINUE	· · · · · · · · · · · · · · · · · · ·
ISN 0198	GO TO 303	
	C TWO DIGIT PARAMETER	
ISN 0199 ISN 0200	351 RNUMSF(NN) = 10*RNUMSF(NN) + J - 27 GO TO 302	
131 0200	C COMMA	
ISN 0201	340 ROWTOT (NNN) = ROWTOT (NNN) + 1	
ISN 0202	NN = NN + 1	
ISN 0203	GO TO 302 C	
	<u> </u>	
	C SECOND PASS. UNROLL LOOPS AND PRODUCE FINAL OUTPUT	
ISN 0204 ISN 0205	699 K = 1 KN = 1	
ISN 0205	700 K = KN	
ISN 0207	7059 D0 7069 NI = 1,2	
ISN 0208	JIREG(NI) = JZERO	
ISN 0209 ISN 0210	$\frac{JJREG(NI)}{7069} = JZERO$	
ISN 0211	D0 1719 L = 1.5	
ISN 0212	1719 JHFLD(L) = JZERO	
ISN 0213	C CHECK FOR END CARD IF (JCDTYP(K) - 12) 701,715,715	
ISN 0213 ISN 0214	701 KK = JCDTYP(K)	
	247	
	onway	
Arc	hives	

ار نیزانی در پیزانی

and the second second

ISN 0215 GO TO (704,790,705) , KK ISN 0216 725 KN = KN + 1 ISN 0217 GO TO 730 C BRANCH INSTRUCTION ISN 0218 704 IF (JEXITF(K) - 1) 703,7725,7725 ISN 0219 7725 IF (KSKPST - 1) 703,725,725 C SKIP INSTRUCTION ISN 0220 790 IF (KSKPST - 1) 703, 7911,7911 ISN 0221 7911 IF (JEXITF(K) - 1)791,725,725 ISN 0222 791 MM =2 C BRANCH OR SKIP INSTRUCTION ISN 0223 703 JTYPE = JCDTYP(K) ISN 0224 N = JROWNM(K) ISN 0225 GO TO 800 C ANALYZE I,J,K, AND H FIELDS ISN 0226 730 I = JASTCL(K) ISN 0227 DO 190 IM = 1,80 ISN 0228 190 JN(IM) = JIN (K,IM) ISN 0229 CALL BLNKCK (I,INT) ISN 0230 I = INT	
ISN 0217 GO TO 730 C BRANCH INSTRUCTION ISN 0218 704 IF (JEXITF(K) - 1) 703,7725,7725 ISN 0219 7725 IF (KSKPST - 1) 703,725,725 C SKIP INSTRUCTION ISN 0220 790 IF (KSKPST - 1) 703, 7911,7911 ISN 0221 791 IF (JEXITF(K) - 1)791,725,725 ISN 0221 791 IF (JEXITF(K) - 1)791,725,725 ISN 0222 791 MM =2 C BRANCH OR SKIP INSTRUCTION ISN 0223 703 JTYPE = JCDTYP(K) ISN 0224 N = JROWNM(K) ISN 0225 GO TO 800 C ANALYZE I,J,K, AND H FIELDS ISN 0226 730 I = JASTCL(K) ISN 0227 DO 190 IM = 1,80 ISN 0228 190 JN(IM) = JIN (K,IM) ISN 0229 CALL BLNKCK (I,INT)	
C BRANCH INSTRUCTION ISN 0218 704 IF (JEXITF(K) - 1) 703,7725,7725 ISN 0219 7725 IF (KSKPST - 1) 703,725,725 C SKIP INSTRUCTION ISN 0220 790 IF (KSKPST - 1) 703, 7911,7911 ISN 0220 790 IF (KSKPST - 1) 703, 7911,7911 ISN 0221 7911 IF (JEXITF(K) - 1)791,725,725 ISN 0222 791 MM =2 C BRANCH OR SKIP INSTRUCTION ISN 0223 703 JTYPE = JCDTYP(K) ISN 0224 N = JROWNM(K) ISN 0225 GO TO 800 C ANALYZE I,J,K, AND H FIELDS ISN 0226 730 I = JASTCL(K) ISN 0227 DO 190 IM = 1,80 ISN 0228 190 JN(IM) = JIN (K,IM) ISN 0229 CALL BLNKCK (I,INT)	
ISN 0219 7725 IF (KSKPST - 1) 703,725,725 C SKIP INSTRUCTION ISN 0220 790 IF (KSKPST - 1) 703, 7911,7911 ISN 0221 791 IF (JEXITF(K) - 1)791,725,725 ISN 0222 791 MM =2 C BRANCH OR SKIP INSTRUCTION ISN 0223 703 JTYPE = JCDTYP(K) ISN 0224 N = JROWNM(K) ISN 0225 GO TO 800 C ANALYZE I,J,K, AND H FIELDS ISN 0226 730 I = JASTCL(K) ISN 0227 DO 190 IM = 1,80 ISN 0228 190 JN(IM) = JIN (K,IM) ISN 0229 CALL BLNKCK (I,INT)	
C SKIP INSTRUCTION ISN 0220 790 IF (KSKPST - 1) 703, 7911,7911 ISN 0221 7911 IF (JEXITF(K) - 1)791,725,725 ISN 0222 791 MM =2 C BRANCH OR SKIP INSTRUCTION ISN 0223 703 JTYPE = JCDTYP(K) ISN 0224 N = JROWNM(K) ISN 0225 GO TO 800 C ANALYZE I,J,K, AND H FIELDS ISN 0226 730 I = JASTCL(K) ISN 0227 DO 190 IM = 1,80 ISN 0228 190 JN(IM) = JIN (K,IM) ISN 0229 CALL BLNKCK (I,INT)	
ISN 0220 790 IF (KSKPST - 1) 703, 7911,7911 ISN 0221 7911 IF (JÉXITF(K) - 1)791,725,725 ISN 0222 791 MM =2 C BRANCH OR SKIP INSTRUCTION ISN 0223 703 JTYPE = JCDTYP(K) ISN 0224 N = JROWNM(K) ISN 0225 GD TO 800 C ANALYZE I,J,K, AND H FIELDS ISN 0226 730 I = JASTCL(K) ISN 0227 DD 190 IM = 1,80 ISN 0228 190 JN(IM) = JIN (K,IM) ISN 0229 CALL BLNKCK (I,INT)	
ISN 0221 7911 IF (JEXITF(K) - 1)791,725,725 ISN 0222 791 MM =2 C BRANCH OR SKIP INSTRUCTION ISN 0223 703 JTYPE = JCDTYP(K) ISN 0224 N = JROWNM(K) ISN 0225 GO TO 800 C ANALYZE I,J,K, AND H FIELDS ISN 0226 730 I = JASTCL(K) ISN 0227 DO 190 IM = 1,80 ISN 0228 190 JN(IM) = JIN (K,IM) ISN 0229 CALL BLNKCK (I,INT)	
ISN 0222 791 MM =2 C BRANCH OR SKIP INSTRUCTION ISN 0223 703 JTYPE = JCDTYP(K) ISN 0224 N = JROWNM(K) ISN 0225 GO TO 800 C ANALYZE I, J, K, AND H FIELDS ISN 0226 730 I = JASTCL(K) ISN 0227 DO 190 IM = 1,80 ISN 0228 190 JN(IM) = JIN (K,IM) ISN 0229 CALL BLNKCK (I,INT)	
ISN 0223 703 JTYPE = JCDTYP(K) ISN 0224 N = JROWNM(K) ISN 0225 GO TO 800 C ANALYZE I, J, K, AND H FIELDS ISN 0226 730 I = JASTCL(K) ISN 0227 DO 190 IM = 1,80 ISN 0228 190 JN(IM) = JIN (K,IM) ISN 0229 CALL BLNKCK (I,INT)	
ISN 0224 N = JROWNM(K) ISN 0225 GO TO 800 C ANALYZE I, J, K, AND H FIELDS ISN 0226 730 I = JASTCL(K) ISN 0227 DO 190 IM = 1,80 ISN 0228 190 JN(IM) = JIN (K,IM) ISN 0229 CALL BLNKCK (I, INT)	
ISN 0225 GO TO 800 C ANALYZE I, J, K, AND H FIELDS ISN 0226 730 I = JASTCL(K) ISN 0227 DO 190 IM = 1,80 ISN 0228 190 JN(IM) = JIN (K,IM) ISN 0229 CALL BLNKCK (I,INT)	
C ANALYZE I, J, K, AND H FIELDS ISN 0226 730 I = JASTCL(K) ISN 0227 DD 190 IM = 1,80 ISN 0228 190 JN(IM) = JIN (K,IM) ISN 0229 CALL BLNKCK (I, INT)	
ISN 0226 730 I = JASTCL(K) ISN 0227 DO 190 IM = 1,80 ISN 0228 190 JN(IM) = JIN (K,IM) ISN 0229 CALL BLNKCK (I,INT)	
ISN 0228 190 JN(IM) = JIN (K,IM) ISN 0229 CALL BLNKCK (I, INT)	
ISN 0229 CALL BLNKCK (1, INT)	
ISN 0231 IF (I-80) 158,708,708	
ISN 0232 158 IF (KK -7) 1589,708,708	
ISN 0233 1589 IF (JN(I) .EQ. JCOMMA) GO TO 157	
ISN 0235 CALL ANIJK (JIREG)	
ISN 0236 GO TO (993),IJ ISN 0237 151 IF (KK - 6) 1519,155,155	
ISN 0238 1519 IF (JN(I) .NE. JCOMMA) GO TO 993	
$I \le N \ 0240 \qquad I = I+1$	
ISN 0241 IF (JN(I) .EQ. JCOMMA) GO TO 1539	
ISN 0243 CALL ANIJK (JJREG)	
ISN 0244 GD TD (993),IJ ISN 0245 IF (KK - 5) 153,155,155	
ISN 0246 153 IF (JN(I) .NE. JCOMMA) GO TO 159	•
ISN 0248 1539 I = I+1	
ISN 0249 IF (JN(I) .EQ. JCOMMA) GO TO 154	
ISN 0251 CALL ANIJK (JKREG) ISN 0252 GD TO (993),IJ	
ISN 0252 GU 10 (993), IJ ISN 0253 155 IF (JN(I) .NE. JCOMMA) GO TO 708	
ISN 0255 I = I + 1	
ISN 0256 IF (JN(I) .EQ. JCOMMA) GO TO 708	
ISN 0258 D0 152 L = $1,26$	
ISN 0259 152 IF (JN(I) EQ. JNB(L)) GO TO 708 ISN 0261 DO 172 L = 27,36	
ISN 0262 IF $(JN(I) \cdot EQ \cdot JNB(L))$ GO TO 173	
ISN 0264 172 CONTINUE	
ISN 0265 GO TO 993	
ISN 0266 173 KI = 0	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
15N 0269 $KI = KI + 1$	
248	
L. Conway	
Archives	

.....

المحمد المحمد الم محمد المحمد الم

......

TCN 0270		PAGE Q07
ISN 0270 ISN 0271	DO 176 L = $27,36$	
ISN 0273	IF (JN(I) .EQ. JNB(L)) GO TO 174 176 CONTINUE	
ISN 0274		
ISN 0275	KK =KI - 1	
ISN 0276	DO 177 LL = $1,KI$	
ISN 0277	JHFLD(J) = JN(IA+KK)	
ISN 0278 ISN 0279	J = J - 1	
ISN 0280	177 KK = KK-1 GO TO 708	
ISN 0281	157 I = I + 1	
ISN 0282	IF (JN(I) .NE. JCOMMA) GO TO 993	
ISN 0284	GO TO 151	
ISN 0285	159 IF (JN(I) .EQ. JBLANK) GO TO 708	
ISN 0287	GO TO 993	
ISN 0288 ISN 0289	$\frac{154 \text{ I} = \text{I} + 1}{\text{GO TO } 155}$	
131 0209	C EXIT INSTRUCTION	
ISN 0290	705 IF (KBRSTT - 1) 707,720,720	
ISN 0291	707 KN = KN + 1	
ISN 0292	GO TO 708	· · · · · · · · · · · · · · · · · · ·
	C BRANCH STATE IS ACTIVE	
ISN 0293	720 KN = JACDNO(KX)	
ISN 0294 ISN 0295	$\frac{M = 2}{JNXTLC} = KSYMAD(KX)$	
ISN 0296	GO TO 770	
ISN 0297	708 CONTINUE	· · · · · · · · · · · · · · · · · · ·
ISN 0298	IF(JSIDBB(K) - 1) 760, 760, 765	
ISN 0299	760 JNXTLC = LACSLC (K) + 1	
ISN 0300	GO TO 770	
ISN 0301	765 JNXTLC = LACSLC(K) + 2	
ISN 0302	$\frac{770 \text{ LIN} = \text{JCOLP(K)}}{100000000000000000000000000000000000$	
ISN 0303 ISN 0304	LIN1 = JASTCL(K) -1 DO 785 J = 1,7	
ISN 0305	785 JTENP4 (J) = JBLANK	
ISN 0306	JJ = 0	
ISN 0307	DO 786 J = LIN, LINI	
ISN 0308	JJ = JJ + 1	
ISN 0309	786 JTEMP4 (JJ) = JIN (K,J)	
	<u>C</u>	
	C IF INPUT PARAM IDECK=1. PRINT-PUNCH CARD DE TRACE	
ISN 0310	C IF INPUT PARAM JDECK=1, PRINT-PUNCH CARD OF TRACE IF(JDECK.NE.1) GD TO 2900	
	C PRINT OUTPUT	
ISN 0312	797 WRITE (6,950) LACSLC(K), $(JTEMP4(J), J = 1,7)$,	
	*(JIREG(I), I = 1, 2), (JJREG(I), I = 1, 2), (JKREG(I), I = 1, 2).	
	*(JHFLD(1), I = 1,5), KBRSTT,	
	<pre>* KSKPST, JEXITF(K), (JHFLD(I), I = 1,5), JNXTLC, * IABSOP(K), ISIDBA(K)</pre>	
	<pre>* JABSOP(K), JSIDBB(K) C</pre>	
Z	19	
L. Conv		
Archiv	es	
Descention and an and		

ار دری مرد ا این فروز ور

an na na se

0

2

C	SE 008
C PLACE INST INTO TRACE	\$
ISN 0313 2900 CONTINUE	9
ISN 0314 JTRACE(INTR,1)=LACSLC(K)	
ISN 0315 JIR=0	8
ISN 0316 JJR=0 ISN 0317 JKR=0	6
ISN 0317 JKR=0 ISN 0318 D0 2960 LK=1,10	0
ISN 0319 IF(JIREG(1).EQ.JRNUM(LK)) JIR=JIR+10*(LK-1)	5
ISN 0321 IF(JIREG(2).EQ.JRNUM(LK)) JIR=JIR+LK=1	ئ
ISN 0323 IF(JJREG(1).EQ.JRNUM(LK)) JJR=JJR+10*(LK-1)	· · · · · · · · · · · · · · · · · · ·
ISN 0325 IF(JJREG(2).EQ.JRNUM(LK)) $JJR=JJR+LK-1$	
ISN 0327 IF (JKREG(1).EQ. JRNUM(LK)) JKR=JKR+10*(LK-1)	
ISN 0329 IF (JKREG(2).EQ. JRNUM(LK)) JKR=JKR+LK-1	
ISN 0331 2960 CONTINUE	
ISN 0332 JTRACE(INTR,5)=JIR	
ISN 0333 JTRACE(INTR,6)=JJR	
ISN 0334 JTRACE(INTR,7)=JKR	
ISN 0335 JHTEMP=0	
ISN 0336 D0 2961 LK=1,10	
ISN 0337 IF(JHFLD(5).EQ.JRNUM(LK)) JHTEMP=JHTEMP+LK-1	
ISN 0339 IF(JHFLD(4).EQ.JRNUM(LK)) JHTEMP=JHTEMP+10*(LK-1)	
ISN 0341 IF (JHFLD(3).EQ.JRNUM(LK)) JHTEMP=JHTEMP+100*(LK-1)	
ISN 0343 IF(JHFLD(2).EQ.JRNUM(LK)) JHTEMP=JHTEMP+1000*(LK-1)	
ISN 0345 IF(JHFLD(1).EQ.JRNUM(LK)) JHTEMP=JHTEMP+10000*(LK-1)	
ISN 0347 2961 CONTINUE	
ISN 0348 JTRACE(INTR, 8)=JHTEMP	
ISN 0349 JTRACE(INTR,9)=KBRSTT	
ISN 0350 JTRACE(INTR,10)=KSKPST	
ISN 0351 JTRACE(INTR,11)=JEXITF(K)	
ISN 0352 JTRACE(INTR,12)=JHTEMP	
ISN 0353 JTRACE(INTR,13)=JNXTLC	
ISN 0354 JTRACE(INTR,14)=JABSOP(K)	
ISN 0355 JTRACE(INTR,15)=JSIDBB(K)	
ISN 0356 D0 2977 LK=1,6	
ISN 0357 JTRACE(INTR,LK+20)=JTEMP4(LK)	
ISN 0358 2977 CONTINUE	
C	
C INCR. TRACE INPUT POINTER	
ISN 0359 INTR=INTR+1	
ISN 0359 INTR=INTR+I ISN 0360 IF(INTR.LE.1000) GD TO 2950	
ISN 0362 WRITE(6,2910)	
ISN 0362 RETURN	
ISN 0364 2950 CONTINUE	
ISN 0365 GO TO (781,780), M	
ISN 0366 780 M = 1	
1 SN 0.367 KBRSTT = 0	
ISN 0368 781 GO TO (796, 793, 795), MM	
ISN 0369 793 KSKPST = 0	
250	
L. Conway	
Archives	

n negaz

1

يعد اليورد ورواد المحاري

ISN 0370	MM = 1	PAGE 009
ISN 0370	MM = 1 GO TO 796	
ISN 0372	795 KSKPST = 1	
ISN 0373 ISN 0374	<u>MM = 1</u> 796 GO TO 700	
ISN 0375	715 CONTINUE	
ISN 0376	JTRACE(INTR,1)=LACSLC(K)	
<u>ISN 0377</u> ISN 0378	JTRACE(INTR,14)=JABSOP(K) JTRACE(INTR,15)=JSIDBB(K)	
ISN 0379	DO 2978 LK=1,6	
ISN 0380 ISN 0381	JTRACE(INTR,LK+20)=JSTOP(LK) 2978 CONTINUE	
ISN 0381	WRITE(6,3002)	
ISN 0383	RETURN	
	C C	
	C ANALYZE BRANCH OR SKIP ENTRY IN TABLE	
ISN 0384	800 GO TO (802,803),JTYPE C EXIT LE BRANCH STATE ACTIVE	
ISN 0385	C EXIT IF BRANCH STATE ACTIVE 802 IF (KBRSTT - 1) 803,725, 725	
ISN 0386	803 IF (ROWCRT (N) - ROWTOT(N)) 801, 801, 725	
ISN 0387	C PROCESS NEXT ROW 801 KL = ROWCRT (N)	
ISN 0388	KL = KL + N - 1	
ISN 0389	L = RSFTYP (KL)	
ISN 0390 ISN 0391	GO TO (819,830), JTYPE 819 GO TO (820,830), L	
131 0371	C SUCCESS	
ISN 0392	820 KX = RLPNTR (KL)	
ISN 0393	C FAILURE 830 RCNUSF (KL) = RCNUSF (KL) + 1	
ISN 0394	IF (RCNUSF (KL)- RNUMSF (KL)) 850,840, 840	
ISN 0395	840 ROWCRT(N) = ROWCRT (N) + 1	
ISN 0396 ISN 0397	850 GO TO (860,880),L 860 GO TO (870,890),JTYPE	
ISN 0398	870 KBRSTT = 1	
ISN 0399 ISN 0400	880 GO TO 725 890 MM = 3	
ISN 0400	GO TO 725	
	C SEARCH SYMBOL TABLE ROUTINE	
ISN 0402 ISN 0403	250 IB = 1 KKCNT = 0	4
ISN 0404	DO 260 MX = 1,111	
ISN 0405 ISN 0406	IF (KKCNT - KSUM) 255,225,255 255 KKCNT = 0	· · · · · · · · · · · · · · · · · · ·
ISN 0406 ISN 0407	255 KKUNI = 0 $J = 0$	
ISN 0408	DO 260 L = KCOL,KCOLL	
ISN 0409 ISN 0410	J = J + 1 IF (JSMTAB(MX,J) .EQ. JN(L))	
134 0410	*KKCNT = KKCNT + 1	
	251	
L. Cor	IWOV	
Arch		
L		

	PAGE 010	
ISN 0412	260 CONTINUE	
	C LABEL NOT IN SYMBOL TABLE C STORE LABEL	
ISN 0413	L = 1	
ISN 0414	DO 265 11 = KCOL,KCOLL	
ISN 0415	JSMTAB(III,L) = JN(II)	
ISN 0416	265 L = L + 1	
	C INITIALIZE NEXT SYMBOLIC LOCATION TO BLANKS	
ISN 0417 ISN 0418	III = III + 1	
ISN 0419	DD 268 LJJ = 1,8 268 JSMTAB (III,LJJ) = JBLANK	
ISN 0420	GO TO IA, (205, 405)	
	C LABEL WAS IN SYMBOL TABLE	
· · ·	C DOUBLE CHECK FOR CORRECT MATCH	
ISN 0421	225 IF (KSUM - 8) 226,230,990	
ISN 0422 ISN 0424	226 IF (JSMTAB(MX-1,J+1) .NE. JBLANK) GD TO 255 230 IB = 2	
ISN 0425	GO TO IA,(205,405)	
ISN 0426		
ISN 0427	2 FORMAT (* *, 110, 80A1)	
ISN 0428	3 FORMAT (" ', 'TOO MANY INPUT CARDS')	
ISN 0429	4 FORMAT (* *, 'OPERAND FIELD ERROR*)	
ISN 0430 ISN 0431	6 FORMAT(" ',10X,80A1) 7 FORMAT (' ERROR ON FOLLOWING CARD')	
ISN 0431	8 FORMAT (' ','OP CODE ON NEXT CARD NOT IMPLEMENTED')	
ISN 0433	950 FORMAT (* *,16,1X,7A1,1X,2(2A1,1X),2A1,2X,5A1,4X,3I1,	
	*3X,5A1,2X,15,2X,13,2X,11)	
ISN 0434	2910 FORMAT(* TRACE EXCEEDS 1000 INSTRUCTIONS TERM_UNROLL*)	
ISN 0435	3000 FORMAT(" UNROLLER INPUT PROGRAM ")	·/· · · · ·
ISN 0436 ISN 0437	3001 FORMAT(1HO)	
ISN 0437	3002 FORMAT(1H1) END	
10/1 0/100		<u> </u>
in a standard and the second	n na sea na sea anna an an anna an an anna an an an an	
· ·		
	\	
25	2	
L. Conwo		
Archive		

J 1					٤ (
0				sevino.	; (
Э ^н			4-2-0.02	L. Conwa	 ,
5				230	× : (
					<u>.</u>
0				· · · · · · · · · · · · · · · · · · ·	(
D					(
Э				····	
С					(
D				· · · · · · · · · · · · · · · · · · ·	
					(
C					(
Э					(
					(
)					, (
C			ЕИО КЕТОКИ INN= 8	5100 NSI 7100 NSI E100 NSI	
)		DE CONTRACTOR OF CONTRACTOR	TO CONLIN BELOGN INN=I	ZTOO NSI TTOO NSI 0100 NSI	
na an a		(1) • E4• 18FANK) E0 10 1 = N+80 05FEVC/10(80)•11•11	IE (IN DO IO COWWON	8000 NSI 2000 NSI 9000 NSI	(
		↑8F∀NK∖↓↓↓ 11 Integek¥5(↑) 11NR Brnkck (N°INN)	INTEGE	I SO 0005 1 SO 0007 1 SO 0005 1 SO 0005 1 SO 0005	6
	• NOL 151• NODECK • LOAD • MAP • NOED1 T • 1D • XREF	- NAME= MAIN,0PT=00,LINECNT=56,SOURCE,EBCDIC	SNOITONS	COMPI	
<u>,</u>	CC 03 111170 93 3TAN	H NAATAOT 046120	(29 N	FEAEF 14 (I 700	

)			
	LEVEL 14 (1 JUN 67)	DS/360 FORTRAN H DATE 68.074/14.59.34	c C
)	COMPILER	DPTIONS - NAME= MAIN, OPT=00, LINECNT=56, SOURCE, EBCDIC, NOLIST, NODECK, LOAD, MAP, NOEDIT, ID, XREF	0
	I SN 0002	SUBROUTINE ANIJK (JANS)	
à	ISN 0003	IMPLICIT INTEGER*2(J)	
	ISN 0004	INTEGER*2 JANS	
	ISN 0005	DATA JZERO/•0•/	
)	ISN 0006	COMMON /AREA2/ JNB(36), JOPCDE (6,256), JSIDB (256),	0
		*JITYPE (256), JEXITF (300)	
	ISN 0007	COMMON/AREA4/JN(80),I,IJ	
)	ISN 0008	DIMENSION JANS(2)	0
	ISN 0009	IJ = 2	•
	ISN 0010	DO 10 $L = 1,26$	
)	ISN 0011	IF (JN(I) •EQ. JNB(L)) GO TO 40	· 0
		CONTINUE	
		5 DO 20 L= 27,36	
)	ISN 0015	IF (JN(I) .EQ. JNB(L)) GO TO 25	. O
		D CONTINUE	
~	ISN 0018 ISN 0019	IJ = 1	
3		$\begin{array}{l} \text{RETURN} \\ 5 \ I = I + 1 \end{array}$	
· • • • • • •	I SN 0021	00 30 L = 27,36	
2	ISN 0022	$IF (JN(I) \cdot EQ. JNB(L)) GO TO 35$	0
3) CONTINUE	0
	ISN 0025	JANS(1) = JZERO	
3	ISN 0026	JANS(2) = JN(I-1)	0
,	ISN 0027	RETURN	0
		5 JANS(1) = JN(1-1)	
)	ISN 0029	JANS(2) = JN(1)	
	ISN 0030	I = I + I	
	ISN 0031	RETURN	
)	ISN 0032 40	0 I = I + 1	0
	ISN 0033	GU TO 15	v
	ISN 0034	END	1
)			0

st.

254 L. Conway Archives

minan

)

)

)

)

 \mathbf{i}

)

<u>)</u>

)

Э

Э

Э

)

)

Ĵ

Ĵ)

)

3

Э

) -

):

3

0

0

О

 \mathbf{O}

 (\cdot)

9

 \mathbf{O}

0

-

LEVEL 5 DEC 66	DATE YS/360 FORTRAN H	DATE 67.236/21.58.05 2
COMPILE	R OPTIONS - NAME= MAIN.OPT=00.LINECNT=50.SOURCE.EBCDIC.NOLISI.DECK.LOAD.MAP.NO	EDIT.NOID S
ISN 0002	BLOCK DATA	9 2
ISN 0003	IMPLICIT INTEGER*2(A-Z)	
<u> </u>		6
C	FORM THE DECODE TABLE HERE WITH DATA STATEMENTS	CL
ISN 0004	COMMON/TAGS/ X T01(256),T02(256),T03(256),T04(256),T05(256),T06(256),	11 :
	<u>X T07(256), T08(256), T09(256), T10(256), T11(256), T12(256), T13(256)</u> ,	
	X T14(256),T15(256),T16(256),T17(256),T18(256),T19(256),T20(256),	
	X T21(256),T22(256),T23(256),T24(256),T25(256),T26(256),T27(256),	
	X T28(256), T29(256), T30(256), T31(256), T32(256), T33(256), T34(256),	
	X T35(256),T36(256),T37(256),T38(256),T39(256),T40(256),T41(256), X T42(256),T43(256),T44(256),T45(256),T46(256),T47(256),T48(256),	
	X T49(256), T50(256), T51(256), T52(256), T53(256), T54(256), T55(256),	ţ
	X 156(256),157(256),158(256),159(256),160(256),161(256),162(256),	
	X T63(256), T64(256), T65(256), T66(256), T67(256), T68(256), T69(256),	
ISN 0005		
150 0005	DATA T01/1,1,0,1,1,3*0,1,1,0,1,1,5*0,8*1,11*0,1,0,3*1,4*0,4*1, X 55*0,14*1,3*0,1,1,0,0,1,1,0,0,10*1,0,1,5*0,1,0,1,5*0,1,0,1,0,1,0,1,0,1,	
	Y 0,1,0,1,13*0,16*1,3*0,1,1,3*0,8*1,0,3*1,0,8*1,0,1,32*0/	
ISN 0006	DATA T02/8*0,1,1,0,1,1,5*0,8*1,11*0,1,0,1,1,7*0,1,1,5*0,1,0,1,0,	
	X 1,0,1,0,1,0,1,0,1,0,1,0,1,0,0,0,0,1,0,1	
	Y 20*0,1,1,0,0,1,1,0,0,3*1,6*0,1,6*0,1,0,1,5*0,1,0,1,0,1,0,1,0,1,0,1,	
ISN 0007	Z 6*0,8*1,16*0,3*1,14*0,3*1,0,8*1,0,1,32*0/ DATA T03/201*0,8*1,47*0/	
ISN 0008	DATA T04/11+0,1,1,7+0,1,1,0,0,1,1,122+0,1,5+0,1,0,1,5+0,1,93+0/	
ISN 0009	DATA T05/8*0,1,1,8*0,1,1,0,0,1,1,13*0,1,0,1,1,14*0,1,0,1,0,1,0,	
	X 1,0,1,0,1,0,1,0,1,0,1,3*0,1,0,1,4*0,4*1,0,0,3*1,0,1,0,8*1,44*0,	
ISN 0010	Y 1,0,1,5*0,1,0,1,0,1,0,1,0,1,6*0,8*1,16*0,3*1,60*0/ DATA T06/256*0/	
ISN 0010	DATA 100/258+0/	
ISN 0012	DATA T08/48*0,1,1,5*0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1	
	X 1,4*0,4*1,0,0,3*1,0,1,0,8*1,20*0,1,1,0,0,1,1,0,0,3*1,6*0,1,6*0,	
1011 0010	Y 1,7*0,1,0,1,0,1,0,1,8*0,8*1,16*0,3*1,60*0/	
ISN 0013 ISN 0014	DATA T09/154*0,1,101*0/ DATA T10/256*0/	
ISN 0014	DATA T11/55*0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1	
	X 3*1,0,1,0,4*1,24*0,1,1,0,0,1,1,0,0,3*1,6*0,1,6*0,1,9*0,1,0,1,0,	
	Y 1,8*0,8*1,17*0,2*1,60*0/	
ISN 0016 ISN 0017	DATA T12/256#0/	
ISN 0017 ISN 0018	DATA T13/256*0/ DATA T14/256*0/	
ISN 0019	DATA T15/48*0,1,1,72*0,1,1,0,0,1,1,0,0,3*1,6*0,1,116*0/	
ISN 0020	DATA T16/3*0,1,1,42*0,1,101*0,1,5*0,1,0,1,5*0,1,92*0/	
ISN 0021	DATA T17/1,1,39*0,1,5*0,1,57*0,14*1,28*0,1,0,1,5*0,1,0,1,0,1,0,	
I SN 0022	X 1,0,1,13*0,8*1,11*0,1,1,13*0,1,1,43*0/ DATA T18/256*0/	
ISN 0023	DATA 118/230+0/ DATA T19/108+0,1,5+0,1,141+0/	
ISN 0024	DATA T20/1,1,0,1,1,3*0,1,1,0,1,1,5*0,8*1,11*0,1,8*0,1,58*0,14*1,	
	X 14*0,6*1,0,0,1,5*0,1,7*0,1,0,1,0,1,0,1,15*0,8*1,11*0,1,1,14*0,	
255		
	King	
L. Conway		
Archives		
3		

Association and the second regions

	PAGE 002	
	Y 1,43*0/	
ISN 0025	DATA T21/155*0,1,100*0/	
ISN 0026	DATA T22/1,1,0,1,1,3*0,1,1,0,1,1,5*0,8*1,11*0,1,67*0,6*1,22*0, X 3*1,5*0,1,5*0,1,9*0,1,0,1,0,1,15*0,8*1,11*0,1,1,3*0,8*1,47*0/	
ISN 0027	DATA T23/8*0,1,1,8*0,1,1,0,0,1,1,13*0,1,0,1,1,215*0/	
ISN 0028	DATA T24/201*0,8*1,5*0,8*1,34*0/	
ISN 0029	DATA T25/46*0,1,0,1,1,72*0,1,1,0,0,1,1,0,0,10*1,0,1,43*0,8*1,63*0/	
ISN 0030	DATA T26/47*0,1,137*0,8*1,8*0,8*1,5*0,8*1,34*0/	
ISN 0031	DATA T27/1,1,6*0,1,1,8*0,1,1,0,0,1,1,232*0/	
ISN 0032	DATA T28/3*0,1,1,6*0,1,1,7*0,1,1,0,0,1,1,230*0/	
ISN 0033 ISN 0034	DATA T29/214*0,8*1,34*0/ DATA T30/0,0,1,0,0,3*1,0,0,1,0,0,5*1,8*0,11*1,0,1,3*0,4*1,4*0,	
1311 0034	X 5*1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0	
	Y 3*0,1,0,1,8*0,3*1,14*0,3*1,0,0,1,1,0,0,1,1,10*0,1,0,4*1,4*0,	
	7 4*1,10*0,5*1,29*0,3*1,8*0,1,3*0,1,8*0,1,0,32*1/	
ISN 0035	DATA T31/210*0,3*1,43*0/	
ISN 0036	DATA T32/48*0,1,1,72*0,1,1,0,0,1,1,0,0,3*1,6*0,1,116*0/	
ISN 0037	DATA T33/8+0,1,1,8+0,1,1,0,0,1,1,13+0,1,0,1,1,215+0/	
ISN 0038	DATA T347185+0,8+1,63+07	
ISN 0039 ISN 0040	DATA T35/256*0/ DATA T36/256*0/	
ISN 0040 ISN 0041	DATA 130/200+0/ DATA T37/256*0/	
ISN 0042	DATA 13/256*0/	
ISN 0043	DATA T39/256*0/	
ISN 0044	DATA 140/256*0/	
ISN 0045	DATA T41/2,2,0,2,2,3*0,2,2,0,2,2,5*0,8*2,230*0/	
ISN 0046	DATA 142/2,2,0,2,2,3*0,2,2,0,2,2,5*0,8*2,230*0/	
ISN 0047	DATA T43/41*0,1,63*0,1,1,4*0,1,1,4*0,1,1,58*0,8*1,11*0,1,1,3*0,	
	X 8*1,0,0,1,1,43*0/	
I SN 0048	DATA T44/147*0,1,0,1,5*0,1,0,1,0,1,0,1,92*0/	
ISN 0049 ISN 0050	DATA T45/107*0,1,5*0,1,142*0/ DATA T46/108*0,3*1,3*0,3*1,139*0/	
ISN 0051	DATA 140/10000000000000000000000000000000000	
ISN 0052	DATA T48/133*0,6*1,0,0,1,114*0/	
ISN 0053	DATA T49/47*0,1,137*0,8*1,63*0/	
ISN 0054	DATA 150/256*0/	
ISN 0055	DATA T51/256*0/	
ISN 0056	DATA T52/256*0/	
ISN 0057	DATA T53/256#0/	
ISN 0058	DATA T54/256*0/	
ISN 0059 ISN 0060	DATA T55/256*0/ DATA T56/55*0,2,0,2,0,2,0,2,0,2,0,2,190*0/	
ISN 0061	DATA 158/55+0,2,0,2,0,2,0,2,0,2,0,2,190+0/	
ISN 0062	DATA T58/67*0.1.0.1.184*0/	
ISN 0063	DATA 159/75+0,1,0,1,178+0/	
ISN 0064	DATA T60/88*0,1,1,4*0,1,1,1,1,1,93*0,3*1,60*0/	
ISN 0065	DATA T61/90+0,1,165+0/	
ISN 0066	DATA T62/92*0,1,163*0/	
ISN 0067 ISN 0068	DATA T63/48+0,1,1,72+0,1,1,0,0,1,1,0,0,3+1,6+0,1,116+0/ DATA T64/82+0,1,1,85+0,8+1,79+0/	
130 0000	DATA 104/02+0,11,1,03+0,0+1,1/9+0/	
256		
A REAL PROPERTY AND A REAL		
L. Conway		
Archives		

z 3 PAGE 003 ISN 0069 Э DATA T65/84*0,1,1,60*0,1,0,1,5*0,1,0,1,0,1,0,1,0,1,93*0/ ISN 0070 DATA T66/256*0/ ç 0 ISN 0071 DATA T67/256*0/ ISN 0072 DATA T68/256*0/ ۲ 3 ISN 0073 DATA T69/256*0/ ISN 0074 DATA T70/256*0/ 6 01 Ĉ. Э ш C 21 C UNROLLER DATA ISN 0075 DIMENSION JNB(36), JITYPE (256) ISN 0076 DIMENSION JOPCDE (6,256), JSIDB (256) ISN 0077 DIMENSION J1(96), J2(96), J3(96), J4(96), J5(96), J6(96), J7(96), J8(96), XJ9(96), J10(96), J11(96), J12(96), J13(96), J14(96), J15(96), J16(96) ISN 0078 EQUIVALENCE (J1, JOPCDE(1,1)), (J2, JOPCDE(1,17)), (J3, JOPCDE(1, 33)), (J4, JOPCDE(1, 49)), ී (J5, JOPCDE(1,65)), (J6, JOPCDE(1,81)), ി (J7, JOPCDE(1,97)), (J8, JOPCDE(1, 113)), x (J9, JOPCDE (1, 129)), 0 (J10, JOPCDE(1, 145)), (J11, JOPCDE(1, 161)), (J12, JOPCDE(1,177)), х 9 (J13, JOPCDE(1, 193)), (J14, JOPCDE(1, 209)), х (J15, JOPCDE(1, 225)), 0 (J16, JOPCDE(1, 241)) ISN 0079 DATA J1/192HL X H LΧ STX STAH LX LAH STXA LXC LXCA Δ LA BLAA \bigcirc STAH LDH STA STAA LD C ISN 0080 DATA J2/192HS T D H STD LATH STA LAT ා ATH STAT LL LR STL STR LMA BLMX STMX STMA LMS STM CS ੇ ISN 0081 DATA J3/192HS T M Z STMZA MKL MKR MXA MAX MLX MSXZ BMXS MSX MXSO MXC MCX 0 C ISN 0082 DATA J4/192HM L C MRC MXP MKP ADN A N AR Δ \mathbf{O} BADR A U ADU SN SDN SR С ISN 0083 DATA J5/192HS D R MDN sυ SDU M N 9 A MR MDR MU MDU MMN BMMU DN DDN 12 DR DDR DMN 11 Э 10 257) 7 L. Conway Archives Э

n namaa waa ay

PAGE 004 ISN 0084 C / / / / / / / / / / / / / / / / / / /	
ISN 0084 DATA jój 19240 M R R N D S P F S N F C V S A C V F A C V F S I S I S C L ISN 0085 DATA J7192HA C H S C H S P I S N I C V N A C V I AX A X C AX A X C B S X M X D R X D X R X A X C C 0 J3192HA X K M X K D R X K D X K R X K A C 0 F M C E Q N C G E D C E Q D C M E N C U G JSN 0086 DATA J3192HA X K M X K D R X K D X K R X K A C 0 F M C E Q N C G E D C G E Q C C G C X K C U G E X K C U G E X K B S N 0 S DATA J310/192H G E A A C B X A S H A S H A S N A S T D C S H A S H A S H A S H A S H A S A S N 089 DATA J11/192HS I A S I X S I A C S I D C S I D C A S T D C A A	ح ۲۶
B M I H M I D I D M I A C L S C L ISN 0085 DATA J7/192HA C H S C H S P I S N I C V N A C V I A X X A X C A X C B S X M X D R X D X R X A X C ISN 0086 DATA J7/192HA X K M H K D R X K D X K R X K B C Q N C E Q N C G E D C M G E N K R X K R X K B C Q N C E Q D C M E Q D C G E X C C E Q X K R K B C U G E X K C B A C C B Y C C G E X C C G E X K C C E Q X K C E Q X K ISN 0087 DATA J10/192H S H A S H X S H A S H X S H A S N 0088 DATA J11/192HS I A S I X S I A C S I X C S I D . A S T A C S H X S I X S I A C S I X C S I D . ISN 0089 DATA J11/192HS I A S I X S I A C S I X C S	· • • • • • • • • • • • • • • • • • • •
A C V I A X B S X M X D R X D R X R X A X C ISN 0086 DATA J8/192HA X K M X K D R X K D X K R X K A C G E N C E Q N C G E D C E Q D C M G E N C M E B C G E N C E Q O C M G E N C M E C U G ISN 0087 DATA J9/192HC M G E O C H E Q D C G E I C E Q I C U G A E I C G E X C C G C X C U G E X K C B A C B M X C C M K B C L G E X K C B A C B M A C B X X C B M X C C M K C E Q X ISN 0088 DATA J10/192H S H A S H A S H A S H A S H A A S M X I F A I F A I F A I F A I F Z A I F Z ISN 0099 DATA J1/192HS I A S I X S I A C S I A A N D A N D A A T O F X F O F X E Q X X D R X A N D A D A	
B S.X M.X D R.X R.X A.X.C ISN 0086 DATA J3/192HA X.K M.X.K D.X.K D.X.K R.X.K R.X.K A S.P.X S.N.X D.X.K D.X.K R.X.K R.X.K B C.G.E.N C.G.E.D C.E.Q.D C.M.G.E.N C.M.E.C. ISN 0087 DATA J3/192HC M.G.E.D C.M.E.Q.D C.G.E.Q.L C.E.Q.L C.U.G.G.G.G.G.C.C.C.G.C.C.C.G.C.C.C.G.C.C.C.C.C.C.C.C.C.C.C.C.C.C.C.C.C.C.C.C	ۍ د
ISN 0086 DATA JB/192HA X K M X K D R X K D X K R X K A S P X S N X C G E D C E Q D C M G E N C M E B C G E N C E Q N C G E D C E Q I C U G ISN 0087 DATA J9/192HC M G E D C C H E Q D C G E X C C E Q X B C U G E X K C B A C E D X C C G E X K C E Q X K B C U G E X K C B A C B M A C B X C B M X C A S H X S H A S H X S H A B C U G E X K C B A C B M A C B X S H A S H X B C A T A S H X S H A S H X S H A B DATA J10/192H S H A S H A S H A S H A B S M A S H X S H A S H A S H A S H A S H A B T A F A F A F A O R A T O F A F O F A E Q A C D DATA J11/192HX O R A A N D X T A F A F A	0 1 1 2
B C G E N C E Q N C G E D C E Q D C M G E N C M E ISN 0087 DATA J9/192HC M G E D C M E Q D C G E X C E Q I C U G A E I C G E X C E G X C U G E X K C E Q X C E Q X C E Q X B C U G E X K C B A C B M A C B X C G E X C G E X K C E Q X B C U G E X K C B A C B M A C B X C G E X C G E X K C E Q X B C U G E X K C B A C B M A C B X C B M X S H A S H A ISN 0088 DATA J10/192H S H A S H X S H A S H A C X Y I F A I F X I F Z A I F Z ISN 0089 DATA J11/192HX I A S I X S I A C S I X C S I D C A T A F Z F A F A O R A T O F A F Q A C ISN 0090 DATA J12/192HX O R A A N D X T A F X F A F X O R X B T A F	د:
ISN 0087 DATA J9/19/2HC M G E D C M E Q D C G E X C E Q I C U G B C U G E X K C B A C E Q X C G E X C C E Q X K C C Q X K B C U G E X K C B A C B M A C B X C C B M X C E Q X K ISN 0088 DATA J10/192H S H A S H X S H A S H X A C S H X C S H D S H D X S H D X S H D X S H A B S H A S H X C S H D S H D X S H D X S H D X S H D X C X Y Y Y T F A L F X I F Z A I F Z A I F Z A ISN 0089 DATA J11/192HS I A S I X S I A C S I A C S I A C S I A C A S I D C A S I A C R A F A F A O R A T O F A F O F A E Q A C X Y Y O F A F C O R A N D X T A F X F A F X O R X A T O F A F C O R C T O F C F O F C E Q C C C T O F C F O F C E Q C C X A J O ATA J13/192HX O R C C N T T C N T A A C N T D A C N T <td< td=""><td></td></td<>	
B C U G E X K C B A C B M A C B X C B M X ISN 0088 DATA J10/192H S H A S H X S H A B S M A S W X I F A I F Z S H D X S H D X B S M A S W X I F A I F Z I F Z I F Z ISN 0089 DATA J11/192HS I A S I X S I A C S I X C S I D A S I D C A N D A S A F A F A F F A F A F A E Q A ISN 0090 DATA J12/192HX D R A A N D X T A F X F A F A E Q A C 7 F A F F A F A F A E Q X A N D A B T A F A F A F A F A N D X T A F X F A F C E Q A C 7 F A F C F O F X F O F X E Q X A N D X ISN 0090 DATA J13/192HX D R C C N T T C N T A A C N T D A N D C B S T A F B F A F B D R B U E X I T F Z S K A R S K D R B A R B A R S C A N D S	
AC SHXC SHD SHDX SHDX <t< td=""><td></td></t<>	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
ISN 0089 DATA J11/192HS I A S I X S I A C S I X C S I D A S I D C A N D A A N D A A N D A B T A F A F A F A D R A T D F A F D F A E Q A C - - - - A N D A B T A F A F A F A D R A T D F A F D F A E Q A C - - - - - - - B T A F C F A F C D R C T D F C F D F C E Q C - B T A F C F A F C D R C C N T D A C N T D A - B T A F B F A F B D R B T D F B F D F B E Q - - ISN 0091 DATA J13/192HX O R C C N T T C N T A A C N T D A C N T B B T A F B F A F B O R B T O F B F O F B E Q ISN 0092 DATA J14/192HB X O R B U E X I T E X I T L E X I A T A F S K F O F S K E Q S K X D R I V I B N	
B T A F A F A F A O R A T O F A F O F A E Q A ISN 0090 DATA J12/192HX D R A A N D X T A F X F A F X O R X A T O F X F O F X E Q X X O R X A N D C B T A F C F A F C O R C T O F C F O F C E Q C C 7 T O F C F O F C E Q C C JSN 0091 DATA J13/192HX D R C C N T T C N T A A C N T D A C N T A A X C N T D X B B T A F B O R B T O F B E Q C ISN 0092 DATA J14/192HB X O R B U E X I T E X I T L E X I A T A E X I T P S K A N D S K T A F S K D R N D P ISN 0092 DATA J15/192HP A U S E P I S C A N S V C S V R A I C T R M T X M X T M Z T ISN 0093 DATA J15/192HP A U S E P I S C A N S V C S V R A I C T R M X T	
ISN 0090 DATA J12/192HX D R A A N D X T A F X F A F X D R X A N D C A T O F X F O F X E Q X X O R X A N D C B T A F C F A F C O R C T O F C F O F C E Q C C // // A F C O R C C N T T C N T A A C N T B T A F B F A F B O R B T O F B F O F B E Q C C // A X C N T D X B A N D B B T A F B F A F B O R B T O F B F O F B E Q C C C N D S K T A F S K A N D S K T A F S K D R ISN 0092 DATA J14/192HB X O R B U E X I T E X I T L E X I T E X I T B S K T O F S K F O F S K E Q S K X O R I V I B N O P C // // S K F O F S K E Q S K X O R I V I B N O P C // // S K F O F S K E Q S K X O R I V I B N O P	
$ \begin{array}{c} \begin{array}{c} & B \ T \ A \ F \ C & F \ A \ F \ C & O \ R \ C & T \ D \ F \ C & F \ O \ F \ C & E \ Q \ C \\ \hline C & / \\ \hline ISN \ 0091 & D \ AT \ J \ J13/192H \ X \ O \ R \ C & C \ N \ T \ C \ N \ T \ A \ A \ C \ N \ T \ D \ A \ C \ N \ T \ D \ A \\ \hline B \ B \ T \ A \ F \ B \ F \ A \ F \ B \ C \ R \ B \ T \ D \ F \ B \ F \ D \ F \ B \ E \ Q \\ \hline B \ B \ T \ A \ F \ B \ F \ A \ F \ B \ C \ R \ B \ T \ D \ F \ B \ E \ Q \ C \\ \hline C \ / \ C \ / \\ \hline C \ / \ C \ / \\ \hline C \ / \ C \ / \\ \hline C \ / \ C \ / \\ \hline C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ / \ C \ $	
ISN 0091 DATA JI3/192HX 0 R C C N T T C N T A A C N T D A C N T A A X C N T D X B A N D B A N D B A N D B B T A F B F A F B O R B T O F B F O F B E Q C C	
B B T A F B D R B T F B E Q ISN 0092 DATA J14/192HB X O R B U E X I T E X I T E X I T L E X I E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I T E X I	
ISN 0092 DATA JI4/192HB X O R B U E X I T E X I T L E X I T L E X I T A T A E X I T P S K A N D S K T A F S K F A F S K O R B S K T O F S K F O F S K E Q S K X O R I V I B N O P C / ISN 0093 DATA J15/192HP A U S E P I S C A N S V C S V R A I C I R B S I O H I O T C H M T X M X T M Z T C / C / I T U M A I T U M P I D A L D A ISN 0094 DATA J16/192HM O T I T U M A I T U M P I D A L D A A I D H A A L D H B A L D H C A S T D H A S T D S T D ISN 0095 DATA J18/ 'A', 'B', 'C', 'D', 'E', 'F', 'G', 'H', 'I', 'J', 'J', 'S', 'T', 'U', 'V', 'V', 'V', 'V', 'Z', 'O', 'I', 'Z', 'S', 'T', 'U', 'V', 'V', 'V', 'V', 'V', 'V', 'V	
B S K T F S K E Q S X O P ISN 0.093 DATA J15/192HP A U S P I S C S V R A IC IR IC IR M X M X T M Z T ISN 0094 DATA J16/192HM O T I T M X M X T M Z T T T M X T M Z T T T M X T M Z T T T M X T M Z T T T M X T M Z T T T M X T M Z T T T M X T M Z T T T M X T M Z T T	
ISN 0093 DATA J15/192HP A U S E P I S C A N S V C S V R A I C I R B S I O H I O T C H M T X M X T M Z T C / / I T U M A I T U M P I D A L D A A L D H A A L D H B A L D H C A L D H D A S T D H A A B S T D H B A S T D H C A S T D H D A S T O S T O S T O C P / ISN 0095 DATA JNB/ *A*, *B*, *C*, *D*, *E*, *F*, *G*, *H*, *I*, *J*, * *K*, *L*, *M*, *N*, *O*, *P*, *Q*, *R*, *S*, *T*, *U*, *V*, * *K*, *L*, *M*, *N*, *O*, *I*, *Q*, *3*, *4*, *5*, *T*, *U*, *V*,	
B S I O T C M T M X T M Z T ISN 0094 DATA J16/192HM O T I T U M A I D H A I T U M A I D A L D A L D A L D H A L D H A L D H A L D H A L D H A L D H A L D H A L D H A L D H A L D H A L D H A L D H A L D H A L D H A L D H A L D H A L D H A L D H A L D H A L D H A L D H A L D H A L D H A L <	
ISN 0094 DATA J16/192HM 0 T I T U M A I T U M P I D A L D A A L D H A A L D H B A L D H C A L D H D A S T D H A A B S T D H B A S T D H C A S T D H D A S T D S T D S T D ISN 0095 DATA JNB/ 'A', 'B', 'C', 'D', 'E', 'F', 'G', 'H', 'I', 'J', S T 0, 'V', * 'K', 'L', 'M', 'N', '0', 'P', 'Q', 'R', 'S', 'T', 'U', 'V', * 'W', 'X', 'Y', 'Z', '0', 'I', '2', '3', '4', '5', '6', 'T',	
B S T D S T D S T O S T O S T O S T O S T O S T O S T O S T O S T O S T O S T O S T O S T O S T O S T O S O S O S O S O S O S O S O S O S O S O S O S O S O S O S O S T S S T S S T S S T S S T S S T S S T S S T S S	
* 'K', 'L', 'M', 'N', 'D', 'P', 'Q', 'R', 'S', 'T', 'U', 'V', * 'W', 'X', 'Y', 'Z', 'O', '1', '2', '3', '4', '5', '6', '7',	
* 'W', 'X', 'Y', 'Z', '0', '1', '2', '3', '4', '5', '6', '7',	
ISN 0096 DATA JSIDB/1,2,2,1,4*2,1,2,2,1,2,1,2,1,2,1,2,1,11*2,	
258	
L. Conway Archives	

2 2:20:0:0:1:1:2:2:10*1:2:0:0:0.9*1; 3 2:21:0:0:0*1; 4 6*1:0:0:0:0:1*1;*2:1:1:0:0:0:0:6*1; 5 8*1:3*2:4*1:0:0:0:0:1*1; 6 6*1:0:0:0:0:2*1; 7 6*1:0:0:0:0:2*1:1:1:0:0:0:0:2:18*1:0:0:0:1/ ISN 0097 DATA JITYPE/201*4;9*1;4*3:8*2;33*4:12/ ISN 0098 COMMON /AREAZ/ JN8;JOPCOE;JSID8;JITYPE;JEXITF ISN 0099 END	PAGE 005
3 22*1,0,0,8*1, 4 6*1,0,0,0,7*1,5*2,1,1,0,0,0,6*1, 5 8*1,3*2,4*1,0,0,0,14*1, 6 6*1,0,0,0,23*1, 7 6*1,0,0,0,8*2,4*1,2,8*1,2,1, 8 1,1,2,1,2,1,1,0,0,0,2,18*1,0,0,1/ ISN 0097 DATA JITYPE/201*4,9*1,4*3,8*2,33*4,12/ ISN 0098 COMMON /AREA2/ ISN 0099 END	
5 8*1,3*2,4*1,0,0,0,0,14*1, 6 6*1,0,0,0,23*1, 7 6*1,0,0,0,8*2,4*1,2,8*1,2,1, 8 1,1,2,1,2,1,1,0,0,0,2,18*1,0,0,1/ ISN 0097 DATA JITYPE/201*4,9*1,4*3,8*2,33*4,12/ ISN 0098 COMMON /AREA2/ ISN 0099 END	
7 6*1,0,0,0,8*2,4*1,2,8*1,2,1, 8 1,1,2,1,2,1,1,0,0,0,2,18*1,0,0,1/ ISN 0097 DATA JITYPE/201*4,9*1,4*3,8*2,33*4,12/ ISN 0098 COMMON / AREA2/ ISN 0099 END	
8 1,1,2,1,2,1,1,0,0,0,2,18*1,0,0,1/ ISN 0097 DATA JITYPE/201*4,9*1,4*3,8*2,33*4,12/ ISN 0098 COMMON / AREA2/ JNB, JOPCDE, JSIDB, JITYPE, JEXITF ISN 0099 END	
ISN 0099 END	
	•
259	
L. Conway	

LEVEL	. 2	FEB	_67_	

 $(x_1, y_2) \in \{x_1, y_2\}$

r i konga

EVEL 2 FEB_67_			OS/360 FORTR	AN H	DATE 67.255/11.33.51	
COMPILE	R OPTIONS - NAME	MAIN, OPT=00	-LINECNT=50+S	OURCE.EBCDIC.	NOLIST, DECK, LOAD, MAP, NOEDIT, NOLD	
ISN 0002	SUBROUTINE IN					
ISN 0003	IMPLICIT INTE					
ISN 0004	DIMENSION COM					
ISN 0005	DIMENSION SAV					
ISN 0006	COMMON	TIME.	IPAR1,	IPAR2.	IPAR3.	
	A AINPT,	NABUF,	ABUS(50),	XINPT,	NXBUF,	
· · · · · · · · · · · · · · · · · · ·	B XBUS(50),	IFADD,	IFDST,	IFRTN,	BRXP,	
	C BRAP,	ER(8),	BE(8),	ET(8),	NBBUF,	
	D AHOLDT,	XHOLDT,	AFRCT,	XFRCT,	BOSC,	
	E BNOP,	XEP,	AEP,	PH1(100),	PRINT,	
	<u>F FSTADD</u> , G NXDSP	NODOT,	NOPSC.	NDBUS,	NADSP,	,
ISN 0007	COMMON/RLS/	FIRST,	NAREGS,	NXREGS,	NABUS,	
	A NXBUS,	STATS,	ACON,	XCON,	AEMP.	
	B XEMP,	MXO,	AFULL(12),	XFULL(12),	AGD(12),	
	C XGO(12),	NAGO,	NXGO,	NATEST.	NXTEST,	
	D NAFAC,	NXFAC,	ABUSYZ,	ABUSY (200),	XBUSYZ,	
	E XBUSY(200),	ABUFF(12,100),XBUFF(12,10	0),ASOR(12,20	0),	
	F XSOR(12,200)				AFAC(12,15),	
	G XFAC(12,15),			XFACSC(4,15,		
	H ABUSSC(4,10,					
	I ADBUS(12,10)					
	J AFDLY(15), K ABUPSZ,		XBUPS(200),	XFOBUS(15),	NSLUI, XBUFUL(200),	
	L Q(16,16),	SDBA(32,2),		NQTEST,	NQGD,	
	M QINPT,	QCON,	QEMP.	MBUSY,	MFREE,	
	N LOAD,	MEMDLY,	MEMORY(16),	NBOX,	EAV,	
	O MXTIME,	OUTLVL,	IQ(4,16),	RTN,	LONGBR,	
	P SR(8),	ST(8),	SKXP,	SKAP,	NSBUF,	
	Q APASS(200),	XPASS(200),	OUT(2),	JOB(6),	SSTOP,	
1011 0000	R MEMCNT(16),	ABOX(15),	ABXBSY(10),	XBOX(15),	XBXBSY(10)	
ISN 0008	COMMON/RLS/	LAST				
ISN 0009 ISN 0010	INTEGER OUT					
ISN 0010	REAL MEMDLY,M REAL TIME	IX I IME				
15N 0012	COMMON /CALNO	IR/	ISL,	ITL,	LINK(200),	
	A CTIME(200),			KOL2(200),	K0L3(200)	
ISN 0013	REAL CTIME			MOLE (LOOV)		
ISN 0014	REAL X					
ISN 0015	INTEGER I		and the second sec			
ISN 0016	COMMON/TAGS/D					
ISN 0017	EQUIVALENCE(C		X,CTIME(1))			
ISN 0018	EQUIVALENCEIS	AV(1),FIRST)				
Ĺ						
<u>_</u>	7 FRO	ALL COMMON				
ISN 0019	DO 520 I=1,30					
	520 COM(1)=0	<u> </u>			and a second	×
ISN 0021	DO 525 I=1,20	000				
260						
L. Conway						
	ī					
Archives			······································			
	2					

z 1 3 PAGE 002 n sty 525 SAV(I)=0 ISN 0022 7 ISN 0023 526 CONTINUE ς 9 С 3 2 С INITIALIZE THE CALENDAR 8 ISN 0024 DO 92 ITL=2,199 6 01 ISN 0025 92 LINK(ITL)=ITL+1 11 ISN 0026 ISL=2 ISN 0027 ITL=1 ζI ISN 0028 X=1.0E30 ISN 0029 TIME=0.0 C С c INITIALIZE THE EVENT NUMBERS ISN 0030 STATS=1 ISN 0031 MX0=2ISN 0032 ACON=3 ISN 0033 XC DN=4 3 ISN 0034 AEMP=5 XEMP=6 ISN 0035 ISN 0036 ARET=7 -ISN 0037 XRET=8ISN 0038 EAV=9 ISN 0039 QC 0N=10 ISN 0040 QEMP=11 ISN 0041 MBUSY=12 ISN 0042 MFREE=13) ISN 0043 LOAD=14 ISN 0044 RTN=15 3 С SET UP STARTING EVENTS ISN 0045 CALL CAUSE(STATS, TIME+0.0,0,0,0) ISN 0046 CALL CAUSE(ACON, TIME+0.1,0,0,0) ISN 0047 CALL CAUSE(XCON, TIME+0.1,0,0,0) ISN 0048 CALL CAUSE(QCON,TIME+0.1,0,0,0) ISN 0049 CALL CAUSE(MXD ,TIME+0.6,0,0,0) С INITIALIZE THE MACHINE PARAMETERS ISN 0050 BRXP=1ISN 0051 BRAP=1 SKXP=1 ISN 0052 ISN 0053 SKAP=1 ISN 0054 NAREGS=90 ISN 0055 NXREGS=90 ISN 0056 AINPT=1QINPT=1 ISN 0057 3 XINPT=1 ISN 0058 12 ISN 0059 DO 50 I=1,32 11) 10 9 261 ς. 8 7) L. Conway 5 Archives) 3 2

,			PAGE 003	3 3
	ISN 0060 ISN 0061	ABUPS(I)=1 50 XBUPS(I)=0		¥ S
	ISN 0062	DO 51 I=33,89		9
	ISN 0063	ABUPS(I)=0		۷
	ISN 0064 ISN 0065	51 XBUPS(I)=1 NSLOT=15		8
	<u>C</u>	INITIALIZE AFAC TABLES		01
	ISN 0066	NABUS=6		L
	ISN 0067 ISN 0068	NAFAC=10 DO 10 I=1,10		12
	ISN 0069	10 AFSLOT(1,3)=1		
	ISN 0070	DC 9 J=4,9		
	ISN 0071 ISN 0072	9 AFSLOT(4,J)=1 AFSLOT(6,4)=1		
	ISN 0073	DO 8 J=4,12		
	ISN_0074	8 AFSLOT(7,J)=1		
	ISN 0075 ISN 0076	AFDLY(1)=3 AFDLY(2)=4		
	ISN 0077	AFDLY(3)=3		
	ISN 0078	AFDLY(4)=9		
	ISN 0079 ISN 0080	AFDLY(5)=2 AFDLY(6)=5		
	ISN 0081	AFDLY(7)=15		
	ISN 0082	AFDLY(8)=1		
	ISN 0083 ISN 0084	AFDLY(9)=1 AFDLY(10)=1		
	ISN 0085	AF IBUS (1)=2		
	ISN 0086	AF I B US (2) = 1		
	ISN 0087 ISN 0088	AF IBUS (3)=3 AF IBUS (4)=1		
	ISN 0089	AF I BUS (5) = 1		
	ISN_0090	AF I BUS (6) = 2	······································	
	ISN 0091 ISN 0092	AF IBUS(7)=2 AF IBUS(8)=1		
]	ISN 0093	AFIBUS(9)=2		
	<u>ISN 0094</u> ISN 0095	AF IBUS (10) = 3		
	ISN 0095	AF OBUS (1)=2 AF OBUS (2)=1		
	ISN 0097	AF08US(3)=4		
	<u>ISN 0098</u> ISN 0099	AFOBUS (4)=3		
	ISN 0100	AFOBUS(5)=2 AFOBUS(6)=4		
1	ISN 0101	AF0BUS(7)=4		
	ISN 0102 ISN 0103	AF OBUS (8)=6 AF OBUS (9)=1		
	ISN 0104	AFOBUS(10)=3		
]	ISN 0105	ABOX(1)=1	· · · · · · · · · · · · · · · · · · ·	
	ISN 0106 ISN 0107	<u>ABOX(2)=2</u> ABOX(3)=3		
1	ISN 0108	AB(X (4) = 4		
	267			
	L. Conway			
	Archives			
	Alchives			

		PAGE 004	3
ISN 0109	ABOX(5)=2	FAOL VUT	
<u>ISN 0110</u> ISN 0111	<u>ABOX(6)=4</u> ABOX(7)=4		<u> </u>
ISN 0112	ABOX(8) = 5		۷
ISN 0113	ABOX (9)=6		8
<u>ISN 0114</u>	ABOX(1C)=7	IZE XFAC TABLES	6 01
_ISN 0115	NXBUS=10	ILE AFAC TABLES	11
ISN 0116	NXFAC=9		12
ISN 0117	<u>DO 11 I=1,9</u>		
ISN 0118 ISN 0119	11 XFSLOT(1,2)=1 XFSLOT(5,3)=1		
ISN 0120	DO 12 I=3,9		
ISN 0121	12 XFSLOT(6,1)=1		<u> </u>
ISN 0122 ISN 0123	XFDLY(1)=1 XFDLY(2)=1		
ISN 0123	$x_{FDLY(2)=1}$		
ISN 0125	XFDLY(4)=1		
ISN 0126	XFDLY(5)=4	·	
ISN 0127 ISN 0128	XFDLY(6)=8 XFDLY(7)=1		
ISN 0129	XFDLY(8)=1	•	1
ISN 0130	XFDLY(9)=1		
ISN 0131	XFOBUS(1)=5		f
ISN 0132 ISN 0133	XFOBUS(2)=6 XFOBUS(3)=1		L
ISN 0134	XFOBUS(4)=3		
ISN 0135	XFOBUS(5)=2		
ISN 0136	XFOBUS(6)=2		rika.
ISN 0137 ISN 0138	XF0BUS(7)=7 XF0BUS(8)=10		
ISN 0139	XF08US(9)=8		
ISN 0140	XBOX(1)=1		
ISN 0141 ISN 0142	<u>XBOX(2)=2</u> XBOX(3)=3		
ISN 0143	XBOX(4) = 4		
ISN 0144	XBOX(5)=5		
ISN 0145 ISN 0146	<u>XBOX(6)=5</u> XBDX(7)=6		
ISN 0140 ISN 0147	$x_{BOX}(3) = 7$		
ISN 0148	XBOX(9)=8		
ISN 0149	NAFAC=11 NABUS=7		· · · · · · · · · · · · · · · · · · ·
ISN 0150 ISN 0151	AFDLY(11)=1	Themp. fix to allow MAX op	
ISN 0152	AF IBUS(11)=1		
ISN 0153	AF08US(11)=7		
ISN 0154 ISN 0155	ABOX(11)=8 AFSLOT(11,3)=1		-
ISN 0156	D(39,1)=1		
ISN 0157	D(39,2)=1	¥	
~ ^ ^ *	٦		
26'	3		
L. Conway	/		
Archives			

			PAGE_005	5 3
ISN 0158 ISN 0159 ISN 0160 ISN 0161	D(39,11)=1 D(39,13)=1 D(39,17)=1 D(39,30)=0			7 S 9 2
ISN 0162 ISN 0163 ISN 0164 ISN 0165	D(39,32)=1 D(39,66)=1 RETURN	 		8 6 01
ISN 0165	END	 ······		11 15
		·····		
	<pre>////////////////////////////////////</pre>			
L. Conw		 		
Archive	S			

EVEL > DEC 66		DATE	YS/360 FORTR	AN_H		DATE 67.191/03.47.48	3
COMPI	LER OPTIONS - NAME	= MAIN, OPT=02	.LINECNT=50,S	OURCE,EBCDIC	NOLIST, DECK, LOAD,	MAP,NOEDIT,NOID	ç 9
ISN 0002	SUBROUTINE X				,,,,,,,		
ISN 0003	IMPLICIT INT		10433	10.000	12402		8
ISN 0004	A AINPT.	TIME, NABUF,	IPAR1, ABUS(50),	IPAR2, XINPT,	IPAR3, NXBUF,		
	B XBUS(50),	IFADD,	IFDST,	IFRIN,	BRXP,		$\mathfrak{u}_{\mathbb{R}}^{\mathbb{R}}$
	C BRAP,	Ek(8),	BE(8),	ET(8),	NBBUF,		21
	D AHULDT,	XHULDT,	AFRCT,	XFRCT,	BOSC,		· · · · · · · · · · · · · · · · · · ·
	E BNOP,	XEP,	AEP,	PH1(100),	PRINT,		
	E FSTADD, G NXDSP	NUDUT,	NOPSC,	NDBUS,	NADSP,		· ····································
ISN 0005	CUMMUN/RLS/	FIRST,	NAREGS,	NXREGS,	NABUS,		
	A NXAUS,	STATS,	ACON,	XCON,	AEME		
	U XEMP,	MXC,	AFULL(12),	XFULL(12),			
	C XGO(12),	NAGO,	NXGO,	NATEST,	NXTEST,		
	E XBUSY(200),	NXFAC,	ABUSYZ,	ABUSY(200),			
	E X8031(200); E X808(12,200				AFAC(12,15),		11111
	G XFAC(12,15)			XFACSC(4,15			
	H ABUSSC(4,10	,20),AIBESY(10),XBUSSC(4,10	,20),XIBBSY(10),XFIBUS(15),		
					20),AFIBUS(15),		
		<u>XFULY(15),</u>					
	К АВUPSZ, Е Q(16,16),	SD6A(32,2),		NQTEST,	<pre>, XBUFUL(200), NQG0,</pre>		
	<u> </u>	QCON,	QEMP,	MBUSY,	MFREE,		
	N LUAD,	MEMDLY,	MEMORY(16),		EAV,		
	U PATIME,	OUTLVL,	IQ(4,15),	RTN,	LUNGBR,		ŀ
	P SR(8),	ST(8),	SKXP,	SKAP,	NSBUF,		
	W APASS(200);			JOB(6),	SSTOP,		ľ
ISP 0006	CLEADNYRLS/	LAST	ABXBSY(10),	<u></u>	X3X8SY(10)		
15N 0007	INTEGER COT	ENGT					
ISN 0908	DIMENSION SO	ROSY(200), DESE	SY(200)				
ISN 0009	KEAL HEADLY,	MXTIME					
IST 0010	REAL TIME	с					
<u>154 0011</u> 158 0012		CON,TIME+1.0,C Emp,TIME+0.7,C					ŕ
ISA 0012 ISA 0013		PEI,TIME+0.8.0					
ISN 0014	0=0.04°						
IS8 0015	STURE=0						
ISN 0016	01 1 1=1, NAB	UF					
ISN 0017	$\frac{1}{1} = AU(I(I)=0)$	SKTD TAKEN NOT	ALL STADDEN	UDS HO TO IC	T EYEC SVID		
ISN 0018	06 80 I=1,NA		ALE STARREU	010 0F 10 15	I LIVEL DATE		
ISN 0019	IF(ABUFF(I,1	3).EU.0) GO TO					
ISN 0021	IF(ABUFF(I,	9).EQ.0) GO TO	84				i
ISN 0023		1).EQ.0) GO TO	84				
ISN 0025 ISN 0026	79 CONTINUE	1).EQ.0) GE TO	2 20				
ISN 0028		1).EQ.0) GO TO					
		····· 60 10					
2(
L. Conw	ay I						
Archive	95		Topola La				
Bearing and a second							ŧ

یکی بید در کرد. میکن از میکن کرد کرد از میکن از میکن از میکن از میکن از میکن میکن کرد بر ورد از میکن کرد و در میکن میکن از میکن

21123.27 21123.25

 1SN 0030	DO 81 K=1,NAREGS PAGE 002	3
 ISN 0030	ASOR(1,K)=0	ء و
ISN 0032	81 ADEST(1,K)=0	9
 <u>ISN 0033</u> ISN 0034	$\frac{10082 \text{ K}=1, \text{NAFAC}}{\text{AFAC}(1, \text{K})=0}$	2
ISN 0035	82 AOBUS(1,K)=0	6
ISN 0036	ABUFF(1,2)=0	0
 <u>ISN 0037</u> ISN 0038	DO 83 K=9,15 83 ABUFF(1,K)=0	1 2
ISN 0038	85 ABUFF(1,K)-0 80 CONTINUE	c
 ISN 0040	84 CONTINUE	
 	C THIS EVENT SCANS ABUFF FOR INST WHICH CAN GO	
	C SCAN FOR NAGO OUT OF NATEST	
ISN 0041	DO 10 RFG=1,NAREGS	
 ISN 0042	SORBSY(REG)=0	
ISN 0043 ISN 0044	10 DESBSY(REG)=ABUSY(REG) DU 100 INS=1,NATEST	
 ISN 0045	IF(AFULL(INS).EQ.0) GO TO 100	
 ISN 0047	IF(INS.EQ.1) GO TO 21	
ISN 0049 ISN 0050	DU 11 REG=1,NAREGS SCRESY(REG)=SCRESY(REG)+ASCR(INS-1,REG)	
 151 0051	11 DESBSY(REG)=DESESY(REG)+ADEST(INS~1,REG)	
 - ISN 0052	INSM1=INS-1	
ISN 0053	DO 20 I=1,INSM1, C PREV EXIT INTLKS ALL CODE BELOW	
 ISN 0054	IF(ABUFF(1,14).EQ.1) GO TO 100	
	C PREV SKIP INTLKS ALL STARRED CODE BELOW	
ISN 0055	C AND ALL SKIPS BELOW IF(ABUFF(I,13).EN.0) GG TO 20	
 ISN 0058	IF ((ABUFF (INS, 13) . EQ. 1) . OR . (ABUFF (INS, 9) . EQ. 1)) GO TO 100	
 ISN 0060	20 CUNTINUE	
ISN 0061	21 CUNTINUE C IF EXIT, INTLK AGAINST ER	
 ISN 0062	IF (ABUFF (INS, 14) .NE.1) GO TO 28	
 ISN 0064	IF(ER(BRAP).NE.1) GO TO 100	
	C EXIT PART OF OP GOES, MARK GO EXIT.	
 ISN 0066 ISN 0067	ABUFF(INS,15)=1 28 CONTINUE	······
ISN 0068	OU 22 REG=1,NAREGS	
ISN 0069	IF ((ASCK(INS, REG).EQ.1).AND. (DESBSY(REG).NE.0)) GO TO 100	
 ISN 0071 ISN 0073	IF((ADEST(INS,REG).EQ.1).ANU.(SORBSY(REG).NE.0)) GD TO 100 IF(REG.EQ.89) GO TO 22	
 ISN 0075	IF ((ADEST(INS, REG).EQ.1). AND. (DESBSY(REG).NE.0)) GO TO 100	
 ISN 0077	22 CUNTINUE	
 ISN 0073	C FIND FAC USED DU 25 FAC=1,NAFAC	
 ISN 0079	IF (AFAC(INS,FAC).NE.O) GO TO 26	
ISN 0081	25 CONTINUE	
 	C NO FAC USED. ISSUE OP	
 266		
 L. Conwa		
<u>e</u>		
Archives		

	PAGE 003	
ISN 0082	FAC=0	
ISN 0083	26 CONTINUE C TEST FOR SPECIAL OPS HERE	
ISN 0084	SPEC=0	
	C IF STORE A, TEST AVAIL OF INBUS (STORE BUS)	
	C IF AVAIL, SET BUSY. IF NOT, GO TO 100	
ISN 0085	IF(ADEST(INS,89).NE.1) GO TO 27	
ISN 0087	SPEC=1	
TEN 0000	C PREV NOGO STORE INTLKS IF(INS+EQ+1) GO TO 18	
<u>ISN 0088</u> ISN 0090	DO 16 I=1,INSM1	
ISN 0090	IF((ADEST(I,89).EQ.1).AND.(AGD(I).EQ.0)) GO TO 100	
ISN 0093	16 CONTINUE	
ISN 0094	18 CONTINUE	
ISN 0095	IF (AIBBSY(3).EQ.L) GO TO 17	<i></i>
ISN 0097	AIdBSY(3)=1	
ISN 0098	STORE=1	
ISN 0099	GO TO 27	
ISN 0100	17 IF(STORE.NE.1) GU TO 100	
ISN 0102	STORE=2	
ISN 0103	27 CONTINUE	
	C IF SKIP, INTLK AGAINST PREV NOGO STARRED OPS, SHT RESOLVED.	
ISN 0104	IF(ABUFF(INS,13).NE.1) GO TO 132	
ISN 0106	IF (Sk(SkAP).NE.1) GG TO 100	
ISN 0103 ISN 0110	IF(INS.EQ.1) GO TO 131	
ISN 0110	UC 130 1=1,INSM1 IF((ABUFF(I,9).EQ.1).AND.(AGO(I).NE.1)) GO TO 100	
ISN 0113	130 CUNTINUE	
ISN 0114	131 SPEC=1	
ISN 0115	132 CONTINUE	
	C	
	C IF NORMAL OR SPEC OP AND NGO =NAGO, DO NOT ISSUE	
	C IF RÉPLACE UR NOP, CAN ISSUE ANYWAY.	
ISN 0116	IF(((FAC.NE.0).0R.(SPEC.NE.0)).AND.(NGO.EQ.NAGO)) GD TO 100	
•	C IF NU FACS USED GO DIRECTLY TO 95	
ISN 0113	IF(FAC.EQ.0) GU TO 95	
	C IF MULT IDENT FAC, GO TO SPEC HANDLING	
ISN 0120	IF (AFAC(INS,FAC).0T.1) GO TO 49	
	C CHECK INBUS, FAC SLOT, OUTBUS INTLKS	
ISN 0122	INBUSEAFIBUS (FAC)	
ISN 0123 ISN 0125	IF(41BBSY(INBUS).EQ.1) GD TU LOU BOX-ABBY(EAC)	
ISN 0125	BOX=ABOX(FAC) IF(ABX8SY(BOX).EV.1) GO TO 100	
ISN 0128	DU 30 T=1,NSLOT	
ISN 0128	IF((AFSLOT(FAC,T).ER.1).AND.(AFACSC(1,FAC,T).ER.1)) GO TO 100	<u> </u>
ISN 0131	30 CUNTINUE	
ISN 0132	UBUS=AFOBUS(FAC)	
ISN 0133		
ISN 0134	IF ((ADBUS(INS,OBUS).NE.O).AND.(ABUSSC(1,OBUS,DELAY).NE.O))	
	X GO TO 100	
2	57	
L. Conw		
Archive		
ACTIVE		

7.1.9

ISN 013	IF((ADBUS(INS,OBUS+1).NE.O).AND.(ABUSSC(1,OBUS+1,DELAY).NE.O).AND.	PAGE 004
	X ((OBUS+1).LE.NABUS)) GO TO 100	\$
	C SUCCESS. MARK GO AND SET SHIFT CELLS	Ş
ISN 013		
ISN 013		ŧ
ISN 014 ISN 014		
ISN 014		
15N 014		i
ISN 014		
ISN 015 ISN 015		
ISN 015		
ISN 015		
ISN 015		
ISN 015		
ISN 015	3 GU TO 95	
	C SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK	······································
ISN 015		
ISN 016 ISN 016		
ISN 016		
ISN 016		
ISN 016		
ISN 016		
1SN 016		
ISN 017		
ISN 017		
ISN 017.	2 IF((ADBUS(INS,OBUS).NE.O).AND.(ABUSSC(1,OBUS,DELAY).NE.O)) x GO TU 60	
	C SUCCESS	
ISN 017		
15N 017		
ISN 018		
ISN 013		
ISN 0184		
1011 010	C IF OP USES NO FACILITIES, AND IS NOT SPECIAL OP THEN IT	
	C IS A REPLACE OP, AND GOES WITHOUT INCREMENTING NGO.	
ISN 018		
ISN 018		
	C CHECK FOR NOGO EXITS TO SET AHOLDT	
	268	
L.C	Conway	
2	chives	

er.

200

PAGE 005

2 8 12.1

	PAGE 005	
ISN 0188	AHOLDT=0	7
ISN 0189	DO 200 I=1.NABUF	S
ISN 0190	IF((ABUFF(1,14).EQ.1).AND.(ABUFF(1,15).NE.1)) AHOLDT=1	9
ISN 0192	200 CONTINUE	۷
	C CHECK FOR GO EXIT, ET	8
ISN 0193	AFRCT=0	6
ISN 0194	DD 201 I=1,NABUF	01
ISN 0195	IF (ABUFF (I, 15).NE.1) GO TO 201	11
ISN 0197	(F(ABUFF(1,14).NE.1) GO TO 201	15
ISN 0199	ABUFF(1,14)=0	
ISN 0200	ABUFF(1+15)=0	
ISN 0201	IF (ABUFF(I,10).EQ.1) GU TO 202	
ISN 0203	201 CONTINUE	
ISN 0204	GO TO 300	
	C FOUND GO EXIT, ET. NOP AND MARK GO ALL CODE BENEATH IT.	
	C ALSC SET AFRCT.	
ISN 0205	202 AFRCT=1	
ISN 0206	IF(I.EQ.NABUF) GO TO 300	
ISN 0208	I = I + 1	
ISN 0209	DC 203 J=1,NABUF	
ISN 0210	AGO(J) = 1	
ISN 0211	DU 204 K=1,NAREGS	
ISN 0212	ASCR(J,K)=0	
ISN 0213	204 ADEST(J,K) = 0	
ISN 0214	$\rho_{\rm U} = 205 \ \text{K} = 1, 10$	
ISN 0215	205 AUGUS(J,K)=0	
ISN 0216	ABUFF(I,2)=0	
ISN 0217	DD 206 K=9,15	
ISN 0218	206 ABUFF(J,K)=0	
ISN 0219	DU 207 K=1, NAFAC	
15N 0220	AFAC(J,K)=0	
ISN 0221	207 CUNTINUE	
ISN 0222	203 CUNTINUE	
ISN 0223	300 CONTINUE	
	c	
	C IF SKIP NOT TAKEN, REMOVE FLAGS FROM ALL OPS THRU 1ST SKIP	
ISN 0224	DO 35 I=1,NABUF	
ISN 0225	IF (AbUFF(I,11).EQ.0) ABUFF(I,9)=0	
ISN 0227	IF (ABUFF (1,13).E3.1) GO TO 86	
ISN 0229	85 CUNTINUE	
ISN 0230	86 CUNTINUE	
	C	
ISN 0231	RETURN	
ISN 0232	END	
Z	9	
	/	
L. Cor		
		<u>.</u>
Archi	ves	

......

A. S. LE

-

)

LEVEL 5 DEC 66		DATE	YS/360 FORT	RAN H		DATE 67.191/03.	.49.45
COMPIL	R OPTIONS - NAME	= MAIN,OPT=0	2,LINECNI=50,	SOURCE, EBCDIC	NOLIST, DECK, LOAD,	MAP.NOEDIT,NOID	· · · · ·
ISN 0002	SUBROUTINE X	AEMP					
ISN 0003	IMPLICIT INT	EGER*2(A-Z)			· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	
ISN 0004	COMMON	TIME,	IPAR1,	IPAR2,	IPAR3,		
	A AINPT,	NABUF,	ABUS(50),	XINPT,	NXBUF,		
	<u>B XBUS(50),</u>	IFADD,	IFDST,	IFRTN,	BRXP,	·····	
	C BRAP,	ER(8),	BE(8),	ET(8),	NBBUF,		
	D AHOLDT,	XHOLDT,	AFRCT,	XFRCT,	BOSC,		
	E BNOP, F FSTADD,	XEP, Nodot,	AEP, NOPSC,	PH1(100),	PRINT,		
	G NXDSP	NUUUI	NUPSL;	NDBUS,	NADSP,		
ISN 0005	COMMON/RLS/	FIRST,	NAREGS,	NXREGS,	NABUS,		
	A NXBUS,	STATS,	ACON,	XCON,	AEMP,		
	B XEMP,	MXC,	AFULL(12),	XFULL(12),	AGO(12),		
	C XGD(12),	NAGO,	NXGO,	NATEST,	NXTEST.		
	D NAFAC,	NXFAC,	ABUSYZ,	ABUSY (200)			
	E XBUSY(200),	ABUFF(12,10	0),XBUFF(12,10	00) . ASOR (12.2	200).		
	F XSOR(12,200), ADEST(12,20	0), XDEST(12,20	00),	AFAC(12,15),		
	G XFAC(12,15)	, AFACSC(4,15	,20), ARET,	XFACSC(4,15	5,20),XRET,		
	H ABUSSC(4,10	,20),AIBESY(1	0),XBUSSC(4,10	0,20),XIBBSY(10),XFIBUS(15),		
	I AOBUS(12,10),XUBUS(12,10), AFSLUT(15,20	0),XFSLOT(15,	20), AFIBUS(15),		
	J AFDLY(15),	XEDLY(15),	AFOBUS(15),	XFOBUS(15),			
	K ABUPSZ,	ABUPS(200),		ABUFUL(200)	, XBUFUL(200),		
	L Q(16,16),	SDBA(32,2),		NQTEST,	NQGO,	· · · · · · · · · · · · · · · · · · ·	
	M QINPT,	QCON,	QEMP,	MBUSY,	MFREE,		
	N LOAD,	MEMDLY,	MEMORY(16),	· · · · · · · · · · · · · · · · · · ·	EAV,		
	O MXTIME,	OUTLVL,	IQ(4,16),	RTN,	LONGBR,		
	P SR(8), Q APASS(200),	ST(8),	SKXP,	SKAP,	NSBUF,		
	R MEMCNT(16),			JOB(6),	SSTOP,		
ISN 0006	COMMON/RES/	LAST	ABXBSY(10),	XBUX(157)	XBXBSY(10)		
ISN 0007	INTEGER OUT	LPDI					
15N 0008	CCMMON/TAGS/	0(256.70)					
ISN 0009	REAL MEHDLY,						
ISN 0010	REAL TIME						
ISN 0011	DU 100 INS=1	NABUE					
ISN 0012	5 IF(AGO(INS).		00				
ISM 0014).E4.0) GB TO					
C	155	UE INS					
C	<u>– – – – – – Té</u>	ST FOR SPECIA	L OPS HERE				
6	IF	STORE A, SHI	P DATA TU BUFF	FER OR Q DEP	ON BUFFER STATE		
1SN 0016		,89).NE.1) GO					
ISN 0018		.EQ.1) GO TO	-				
<u> </u>		STA WAITING.	SET DATA IN SE	JRA			· · · · · · · · · · · · · · · · · · ·
ISN 0020 ISN 0021	DO 3 I=1,32	.EQ.1) GG TO	2				
ISN 0021	SDBA(1,1)=1	• L 4 • I / UU /U	<u> </u>			An <u>44</u>	
ISN 0024	GO TO 7						
ISN 0025	3 CUNTINUE						
ISN 0026	A=1						
270							
L. Conway	l						
Archives	5						
	1						

<....

a a company

	PAGE 002	
ISN 0027	B=20000	
ISN 0028	C=104 CALL TROUBL(A,B,C)	·
ISN 0029	GO TO 7	
C		
ISN 0031	2 CONTINUE	
ISN 0032	DO 4 I = 1, 31	
ISN 0033	SDBA(I,1)=SDBA(I+1,1) 6 SDBA(I,2)=SDBA(I+1,2)	
ISN 0034 ISN 0035	4 SDBA(1,2)=SDBA(1+1,2) SDBA(32,1)=0	
ISN 0036	SDBA(32,2)=0	
ISN 0037	DO 50 II=1,NOBUF	
ISN 0038	IF(Q(II,3).NE.1) GO TO 50	
ISN 0040	IF(0(II,4).NE.1) G0 T0 50	
ISN 0042 ISN 0044	$1F(Q(11,9) \cdot EQ \cdot 1) GU TO 50$ Q(11,9)=1	
ISN 0045	GU TO 7	
ISN 0046	50 CONTINUE	
ISN 0047	A=1	
ISN 0048	B=20000	
ISN 0049	C=103	
ISN 0050	CALL_TROUBL(A,B,C) 7 CONTINUE	
ISN 0051 C		
ISN 0052	IF(ABUFF(INS,13).NE.1) GO TO 60	
ISN 0054	ST(SKAP)=0	
ISN 0055	SR(SKAP)=0	
ISN 0056	SKAP=SKAP+1	
ISN 0057	IF(SKAP.GT.NSBUF) SKAP=1	
ISN 0059	60 CUNTINUE	······
ISN 0060	OP = ABUFF(INS, 2)	
ISN 0061	REPL=D(0P,33)	-
<u>ر</u>		
ISN 0062	DU 10 REG=1,NAREGS	
C 15N 0053	IS REG A DEST IF(ADEST(INS,REG).NE.1) GO TO 10	
13N 0000		
ISN 0065	IF(REG.EQ.89) GC TC 10	
C		
I Siv 0067	IF(AdUPS(REG).NE.1) GO TO 9	
C C		
ISN 0069	IF(REPL.E0.0) GU TO 9	
<u>13N 0007</u>		
ISN 0071	IF (Abuful (Reg).NE.1) GO TO 99	
ISN 0073	ABUFUL (REG)=0	
ISN 0074	XBUSY(REG)=0	
ISN 0075 ISN 0076	GG TO 10 99 APASS(REG)=ABUFF(INS,1)	
1310 0016	37 APASSINEGT=ABUFF(INS,1)	
271		
I Conur		
L. Conway		
Archives		

e e ser

Sector Sector

		PAGE 003
ISN 0077	9 ABUSY(REG)=ABUFF(INS,1)	
ISN 0078	10 CONTINUE C REMOVE INS FROM BUFF	
ISN 0079	AINPT=AINPT-1	
ISN 0080	M=NABUF-1	
ISN 0081	IF(INS.EQ.NABUF) GO TO 31	
ISN 0083	DO 30 I=INS,M	
ISN 0084	AGO(I)=AGO(I+1)	
ISN 0085	AFULL(I)=AFULL(I+1)	
ISN 0086	00 25 J=1,25	
ISN 0087 ISN 0088	25 A6UFF(I,J)=ABUFF(I+1,J) D0 26 J=1,NAREGS	
ISN 0089	$\frac{1}{ASUR(1,J)=ASUR(1+1,J)}$	
ISN 0090	26 ADEST(1,J)=ADEST(1+1,J)	
ISN 0091	DO 27 FAC=1, NAFAC	
ISN 0092	27 AFAC(I,FAC)=AFAC(I+1,FAC)	
ISN 0093	DD 28 BUS=1,NABUS	
ISN 0094	28 AOBUS(I,BUS)=AOBUS(I+1,BUS)	
ISN 0095	30 CUNTINUE	
ISN 0096 ISN 0097	<u>31 CONTINUE</u> AGG(NABUF)=0	
ISM 0098	AGG(NADOF)=0	
ISN 0099	D0 125 J=1,25	
ISN 0100	125 ABUFF(NABUF,J)=0	
ISN 0101	DU 126 J=1,NAREGS	
ISN 0102	ASOR (NABUF, J)=0	
ISN 0103	126 ADEST(NABUF, J)=0	
ISN 0104 ISN 0105	DO 127 FAC=1,NAFAC 127 AFAC(NABUF,FAC)=0	
ISN 0105	DO 128 BUS=1,NABUS	
ISN 0107	128 AUBUS(NABUF, BUS)=0	
ISN 0108	GU TO 5	
ISN 0109	100 CONTINUE	
ISN 0110	RETURN	
ISN 0111	END	
		······································
7.	72	
<i>U</i>		
L. Conw		
- L: SOUL		
Archive		

-inn-

LEVEL 5 DEC 66

a È

)

3

)

à

)

)

)

3

Y

DATE YS/360 FORTRAN H

COMPILER OPTIONS - NAME= MAIN, OPT=02, LINECNT=50, SOURCE, EBCDIC, NOLIST, DECK, LOAD, MAP, NOEDIT, NOID

يەر بىرىيىنى ئەتبە بەتتومىتىغى

and the second

DATE 67.138/00.11.30

: 65

	TSI	N 0002		SUBROUTINE XA	RET								
enometori el c		N 0003		IMPLICIT INTE		a a shekara na sa		and the second	محمد بالمتروع بالرجاح المتعالم		and Index Star-		
		N 0004	이 아이들 것을 가셨다.	COMMON	TIME.	IPAR1.	IPAR2.	IPAR3.			温い認識的		
		1 0001		A AINPT.	NABUE.	ABUS (50),	XINPT,	NXBUF,					X ⁸ SEE
				a second s	• • • • •			a second s		a da da da serie da s	ument 1994 to States	t i s ala (ne para)	\mathcal{N}
				B XBUS(50),	IFADD,	IFDST,	IFRTN,	BRXP,					1
				C BRAP,	ER(8),	BE(8),	ET(8),	NBBUF,					
1.000	a ta sa s		and a contract contract of the	D AHOLDT,	XHOLDT,	AFRCT,	XFRCT,	BOSC,					1.1
				E BNOP,	XEP,	AEP,	PH1(100),	PRINT,					а.÷.,
				F FSTADD, G NXDSP	NODOT,	NOPSC,	NDBUS,	NADSP,					
	IS	N 0005		COMMON/RLS/	FIRST,	NAREGS,	NXREGS,	NABUS.					
				A NXBUS,	STATS,	ACON,	XCON,	AEMP,					
				B XEMP,	MXO.	AFULL(12),	XFULL(12),	AGD(12),					
		• • • • • • • • • • •	aya a nganggangan sa s	C XGO(12),	NAGO,	NXGO,	NATEST,	NXTEST,			anna ann an S		, - ,
					NXFAC,	ABUSYZ,		· · · · · · · · · · · ·					
				D NAFAC,		-	ABUSY(200),					rent (V mil) Line of the second	
	1.1.1.1		and the second second	E XBUSY(200).								e , de la la laga	
				F XSOR(12,200)				AFAC(12,15),					1000
				G XFAC(12,15),			XFACSC(4,15,	20),XRET,					12
								0),XFIBUS(15),					
				I ADBUS(12,10)	, XOBUS(12,10)	,AFSLOT(15,20),XFSLOT(15,2	O),AFIBUS(15),					
				J AFDLY(15),	XFDLY(15),	AFOBUS(15),	XFOBUS(15),	NSLOT,		,			
				K ABUPSZ,	ABUPS(200),	XBUPS(200),	ABUFUL(200).	XBUFUL(200),					
				L Q(16,16),	SDBA(32,2),		NOTEST.	NGGD.					
				M QINPT,	QCON,	QEMP.	MBUSY.	MFREE,					1
				N LOAD,	MEMDLY,	MEMORY(16),		EAV,					
			······································	on man persent and a subject of the second	OUTLVL,	IQ(4,16),	RTN,	LONGBR,					
				O MXTIME.				-					1997 - B
				P SR(8),	ST(8),	SKXP,	SKAP,	NSBUF,					- 11
				Q APASS(200),	-		JOB(6),	SSTOP,					
				R MEMCNT(16),	ABOX(15),	ABXBSY(10),	XBOX(15),	XBXBSY(10)					
	ISI	V 0006		COMMON/RLS/	LAST								
	ISI	V 0007		INTEGER OUT									
	IS	8000 V	14 - 14 1 4 19 19 19	REAL MENDLY.M	IXTIME	 a set i finite se sur i concentiva dos a 2640 di 	 address scratting in the screen 	and the second		n se u stresensk skielen (stresennen)			
	IS	N 0009		REAL TIME									
			C .	USES	OBUS SHIFT C	FLIS TO BUS T	O DESTINATION	is					. daile
			Č				OC WITH RETUR						
			č		T RESET THE W								
	TCI	N 0010	C C	DU 10 BUS=1.N		ATTING VECTOR							
	121	V 0011	~	DEST=ABUSSC(1		0							
			C		EST NOT XBU G		ALLY						5 e
	ISI	V 0012).NE.1) GO TO								
			C		IS XBU. SEE								
			C	IF S	O, RETURN DES	T TO IT. ELSE	SET XBU BUSY	•					
	I SI	N 0014		IF(XPASS(DEST).NE.0) GO TO	8							
		0016		XBUFUL (DEST) =	consistence and the design of the second	 A state of the sta				de la servición de la			
		V 0017		GO TO 10	-								. (1. inter
		V 0018	9	XBUSY(DEST)=0						- 요즘 가슴 가슴 가슴 가슴	Selfan Land	14 J. S. S.	
		0013	an a	XPASS(DEST)=0		e – entre descus en de b	a the second second second				~ 12 - 13 - 14 18 - 14 18 1 8	nd i dan digi dag	
			~										
		N 0020		ABUSY(DEST)=0	I								- ÷ `
	, I SI	N 0021	10) CONTINUE		and a start of the second s	na mangani kan sawan barata ka	المراجع والمراجع والم			Colores and		[
					-	and the second	and the second		6 (
	· .		273								14. 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 -		
				an an an an an Araba an Araba. An 1965 an Anna an Anna an Anna an Araba)에 신
		L.C	onway										{1 = 1
													1.
		AIC	hives										
dan an yo		2000 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 -	and the second			a she an	aliteration and the second second second	المربع - الألام من المادية أكمرة أي مستحققين أو أو أو الم	or all you the magging				
						1997 - 1997 - 1997 - 1997 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 -					는 이는 방법 모음() 같은 이는 말을 가 있다.	Net 13 5 5	1

anna ann an Soort

ISN 0022 ISN 0023 ISN 0024 ISN 0025 ISN 0026 ISN 0026 ISN 0027	ABXBSY(I)=0 99 AIBBSY(I)=0 SLOTM1=NSLOT-1 D0 101 J=1,10 D0 100 SLOT=1,SLOT)	M1	1996 (1997) Control (1		
ISN 0028 ISN 0029 ISN 0030 ISN 0031 ISN 0032 ISN 0033 ISN 0034	ABUSSC(2,J,SLOT)=A ABUSSC(3,J,SLOT)=A 100 CONTINUE ABUSSC(1,J,NSLOT)=(ABUSSC(2,J,NSLOT)=(BUSSC(2,J,SLOT+1) BUSSC(3,J,SLOT+1) 0 0	y' An Maranamatan (,		
ISN 0035 ISN 0036 ISN 0037 ISN 0038 ISN 0039 ISN 0040	101 CONTINUE DO 103 J=1,NAFAC DO 102 SLOT=1,SLOT AFACSC(1,J,SLOT)=A AFACSC(2,J,SLOT)=A 102 CONTINUE	M1 FACSC(1,J,SLOT+1) FACSC(2,J,SLOT+1)			
ISN 0041 ISN 0042 ISN 0043 ISN 0044 ISN 0044	AFACSC(2,J,NSLOT)=(103 CONTINUE RETURN				
	je . – a naterika zbanaka zbanaka serete se se se setereti se en en	n an analas an an ann an		n net gag jug anna an ann an an Anna an ann an anna Anna an anna an	
		οις - οδοποροίς - οιοφορογορια το στον που μοροφορισμού του στο του του 	n (- 1997) - Andres Andres (- 1997)		
		•			
	274 nway				
			ni farféli ale esta construction esta construction esta construction esta construction esta construction esta Ale construction esta construction esta construction esta construction esta construction esta construction esta c		

EVEL 5 DEC 66		DATE	YS/360 FORTR	AN H	DATE 67.227/15	.59.11
COMPII	LER OPTIONS - NAME	= MAIN.OPT=0	2.LINECNT=50.S	OURCE, EBCDIC,	NOLIST, DECK, LOAD, MAP, NOEDIT, NOID	ne hiten tertu ya e terteke ta.
ISN 0002	SUBROUTINE D	ECBUS			·	-
ISN 0003	IMPLICIT INT		10401	10400		
ISN 0004	COMMON A AINPT,	TIME, NABUF,	IPAR1, ABUS(50),	IPAR2, XINPT,	IPAR3,	
	B XBUS(50),	· IFADD,	IFDST,	IFR TN,	BRXP,	
	C BRAP, D AHOLDT,	ER(8), XHOLDT,	BE(8), AFRCT,	ET(8), XFRCT,	NBBUF, BOSC,	
	E BNOP,	XEP,	AEP,	PH1(100),	PRINT,	· ·
	F FSTADD,	NODOT,	NOPSC,	NDBUS,	NADSP,	
ISN 0005	G NXDSP COMMON/RLS/	FIRST,	NAREGS,	NXREGS,	NABUS,	
1000 0002	A NXBUS,	STATS,	ACON,	XCON,	AEMP,	
	B XEMP,	MXO,	AFULL(12),	XFULL(12),	AGD(12),	
	C XGO(12), D NAFAC,	NAGU, NXFAC,	NXGO, ABUSYZ,	NATEST, ABUSY(200),	NXTEST, XBUSYZ,	
	E XBUSY(200),	ABUFF(12,10	0),XBUFF(12,10	0),ASUR(12,20	0),	
· · · · · · · · · · · · · · · · · · ·			0), XDEST(12,20		AFAC(12,15),	
	G XFAC(12,15) H ABUSSC(4,10			XFACSC(4,15,	20), XREI, .0), XFIBUS(15),	
······································	I ADBUS(12,10),XOBUS(12,10), AFSLOT(15,20	1,XFSLOT(15,2	20), AFIBUS(15),	
	J AFDLY(15), K ABUPSZ,	XFDLY(15), ABUPS(200),	AFOBUS(15),	XFOBUS(15),	NSLOT, XBUFUL(200),	
	L Q(16,16),	SD8A(32,2),	NQBUE,	NQTEST,	NGCO,	
	M QINPT,	QCON,	QEMP,	MBUSY,	MFREE,	
	N LOAD, O MXTIME,	MEMDLY, OUTLVL,	MEMORY(16), IQ(4,16),	NBOX, RTN,	EAV, LONGBR,	·····
	P SR(8),	ST(8),	SKXP,	SKAP,	NSBUF,	
	Q APASS(200),			JOB(6),	SSTOP,	
ISN 0006	R MEMCNT(16), COMMON/RLS/	ABOX(15), LAST	ABXBSY(10),	XBUX(15),	XBXBSY(10)	
ISN 0007	INTEGER OUT					
ISN 0008 ISN 0009	CUMMON/TAGS/ REAL MEMDLY,					
ISN 0009	REAL TIME	MATINE		<u></u>		
		•••••				
(
ISN 0011	ENTRY BUSTOA					
			S TO ABUFF(AIN	IPT)		
ISN 0012 ISN 0013	DU 10 I=1,25 10 ABUFF(AINPT,					
ISN 0014	AFULL(AINPT)	=1				
(OP DECODE HER			
ISN 0015	I=AINPT	31 DECODE 300	INCETUEST INTER	LUCK TAUS		
ISN 0016	UP=ABUFF(1,2					
ISN 0017 ISN 0018	II=ABUFF(I,3 IJ=ABUFF(I,4					
ISN 0019	IK=ABUFF(I,5					
	· · · · · · · · · · · · · · · · · · ·					
	75					
L. Conw	ay					
Archive				· · · · · · · · · · · · · · · · · · ·		

		-	~	_	^	_

1.

	PAGE 002	
ISN 0020	C TEST VALID OP TAG TO SEE IF OP VALID IF(D(OP,30).eq.0) GO TO 11	3
	C INVALID OP. ISSUE ERROR MESSAGE, INCR AINPT,	7
ISN 0022	WRITE(6,998)	9
ISN 0023 ISN 0024	WRITE(6,999) DP,ABUS(1) WRITE(6,998)	<u> </u>
ISN 0025	AINPT=AINPT+1	6
ISN 0026	RETURN 11 CONTINUE	01 11
ISN 0027	C	15
ISN 0028	C SET A(I) SOURCE IF(D(OP, 4).EQ.1) ASOR(I,II+1)=1	
1314 0020	C	
ISN 0030	C SET A(I) DEST IF(D(OP, 5).EQ.1)ADEST(I,II+1)=1	
1311 0050	C	
ISN 0032	C SET A(1+1) SOURCE IF(D(OP, 6).EQ.1) ASOR(1,MOD(11+1,32)+1)=1	<u> </u>
1011 0022	c	
ISN 0034	C SET A(I+1) DEST IF(D(OP, 7).EQ.1)ADEST(I,MOD(II+1,32)+1)=1	Rua.
	C	
ISN 0036	C SET A(J) SOURCE IF(D(OP, 8).EQ.1) ASOR(1,IJ+1)=1	
10.0 0000	C]
ISN 0038	C SET A(J) DEST IF(D(OP, 9).EQ.1)ADEST(I,IJ+1)=1	
	C	
ISN 0040	C SET A(J+1) SOURCE IF(D(OP,10).EQ.1) ASUR(I,MOD(IJ+1,32)+1)=1	
	C]
ISN 0042	C SET A(K) SOURCE IF(D(OP,11).EQ.1) ASOR(I,IK+1)=1]
	C SET A(K+1) SOURCE]
ISN 0044	IF(D(OP,12).EQ.1) ASOR(I,MOD(IK+1,32)+1)=1]
	C SET XB(I) DEST	 [;
ISN 0046	IF(D(OP,13).EQ.1) ADEST(I,II+33)=1	
	C SET XB(J) DEST	
15N 0048	IF(D(OP,14).EQ.1) ADEST(I,IJ+33)=1	
	C SET CB(I) DEST	
ISN 0050	IF(D(OP,15).EQ.1) ADEST(1,11+65)=1	
ISN 0052	C SET STORAGE DEST IF(D(DP,28).EQ.1) ADEST(I,89)=1	
	C	
	C REMOVE ANY SOURCE-DEST TAGS ON A(0),XBU(0)	
	276	l
	DNWQY	
Arc	hives	
The second		E.

158 0055 ADSTITUTING 158 0057 ADSTITUTING Common State 158 0057 DD 20 DD 20 Common State Common State 158 0057 DD 20 Common State Common State Common State 158 0057 DD 20 Common State Common State Common State 158 0057 DD 20 Common State Common State Common State 158 0057 DD 20 Common State Common State Common State 158 0057 DD 20 Common State Common	SN 0054 ASOR(I,1)=0	PAGE 003
ISN 0055 ASGR(1,33)=0 ISN 0057 C D. 20 FAC=1,NAFAC ISN 0058 C D. 20 FAC=1,NAFAC ISN 0059 AFAC(1,FAC)=FGC+TAC+53) ISN 0060 ISN 0056 IF (AFAC(1,FAC)=FGC+TAC+53) ISN 0060 ISN 0056 C GO TO 20 ISN 0056 C GO TO 20 ISN 0060 ISN 0057 GO TO 20 ISN 0060 ISN 0057 GO TO 20 ISN 0077 ISN 0077 O CO TO 20 ISN 0076 ISN 0076 GO TO 20 ISN 0077 ISN 0077 24 OD041, I, OUS+1)=DEST2 ISN 0078 C C ISN 0078 C C ISN 0078 C DO INFORE ISN 0078 C DO INFORE ISN 0080 ENTARY BUSTOX ISN 0080 ISN 0080 ENTARY BUSTOX <td< td=""><td></td><td></td></td<>		
ISN 0057 ADEST[1],33]=0 ISN 0058 C SET FACLITY USE TACS, BUS DEST TAGS ISN 0059 C DIFACTACLIFACL (FACLFSD) ISN 0050 DU 25 DEST=1, MARCS ISN 0050 DU 25 DEST=1, MARCS ISN 0052 DU 25 DEST=1, MARCS ISN 0052 DU 25 DEST=1, MARCS ISN 0056 DU 25 DEST=1, MARCS ISN 0057 C ISN 0058 DEST=1, MARCS ISN 0057 C ISN 0057 IF (ADESTIF), MARCS ISN 0078 C ISN 0077 IF (ADESTIF), MARCS ISN 0078 C ISN 0077 IF (ADESTIF), MARCS ISN 0078 C ISN 0079 ADESTIF, MARCS ISN 0076 C ISN 0077 IF (ADESTIF), MARCS		
C SET FACILITY USE TACS, BUS DEST TAGS 150 0050 DC 20 PAC1, NARES 151 0050 PACT, IF, PACTSOUP, PACTSO 151 0050 PACT, IF, PACTSOUP, PACTSO 151 0050 DC 25 DESTEL, NARESS 151 0054 DC 25 DESTEL, NARESS 151 0056 25 CONTINUE 151 0056 26 CONTINUE 151 0056 26 CONTINUE 151 0057 PERSTELESTEL 151 0057 PERSTELESTEL 151 0057 PERSTELESTEL 151 0057 PERSTELESTELESTELESTELESTELESTELESTELESTE		
ISN 0058 D0 20 FAC-1, NARAC ISN 0057 AFACTTFACT-0CPACTS3 ISN 0050 IFIAFACT.(FAC)-50(0-FACTS3) ISN 0050 D0 25 DEST-1, NAREGS ISN 0054 DFACATTFACTS ISN 0055 DOST-1, NAREGS ISN 0056 DEST-1, NAREGS ISN 0056 C TO 20 ISN 0056 C TO 20 ISN 0056 C TO 20 ISN 0056 C FOR DOUBLE DEST. IF SU, PLACE ON ADJ, BUS ISN 0056 DESTP1-DEST4 ISN 0057 C ST OR DOUBLE DEST. IF SU, PLACE ON ADJ, BUS ISN 0059 DESTP1-DEST4 ISN 0076 DESTP1-DEST4. ISN 0077 Z T GEST2-DEST91. NAREGS ISN 0076 C TO 20 ISN 0077 Z T GEST2-DEST2. ISN 0078 Z T GEST-DEST2. ISN 0078 Z T GEST-DEST2. ISN 0078 Z T GEST-DEST2. ISN 0078 Z T GEST DEST2. ISN 0078 Z T GEST DEST2. ISN 0078 Z T GEST DEST2. ISN 0078 L INCRMENT ALINETT ISN 0081 <		
ISN 0055 #FACTIFEAT-SCOPEFACESS) ISN 0055 IF(ATACIFEACLERS) ISN 0056 OGUSEAFOBUSTEACT ISN 0056 OGUSEAFOBUSTEACT ISN 0056 25 CONTINUE ISN 0056 25 CONTINUE ISN 0056 25 CONTINUE ISN 0056 25 CONTINUE ISN 0056 26 ADBUST-CREATER DOBLE DEST. IF SO, PLACE ON ADJ. BUS ISN 0057 DUESTPLETER FOR DOBLE DEST. IF SO, PLACE ON ADJ. BUS ISN 0057 DUESTPLETER FOR DOBLE DEST. IF SO, PLACE ON ADJ. BUS ISN 0070 DUESTPLETER FOR DOBLE DEST. ISN 0071 DUESTPLETER FOR DOBLE DEST. ISN 0072 DUESTPLETER FOR DOBLE DEST. ISN 0073 TFFADESTPLEARE ISN 0074 20 CONTINUE ISN 0075 20 CONTINUE ISN 0076 20 CONTINUE ISN 0077 20 MOUST-LINERTITER ISN 0078 20 CONTINUE ISN 0079 AINFERTIFE ISN 0077 20 MOUST-LINERTER ISN 0078 20 CONTINUE ISN 0079 AINFERTIFE ISN 0080 RETURN ISN 00807 INTREDOR <		
ISN 0060 IF (AFACLIF, FACLI-EQ.O) & 00 TO 20 ISN 0062 OBUS-AF000STRACI ISN 0063 OD 25 0EST-I, MARCS ISN 0064 OD 25 0EST-I, MARCS ISN 0064 C ISN 0067 C COTD 20 ISN 0070 DESTPI-CERCE FOR DOBLE DEST. IF SU, PLACE ON ADJ. BUS ISN 0071 DESTPI-CERCE FOR DOBLE DEST. ISN 0072 DU 27 DESTPI-CERCE TO 20 ISN 0073 IF (ABESTI-LERCE) G OT 0 20 ISN 0074 Z CONTINUE ISN 0075 22 CONTINUE ISN 0077 Z ISN 0078 ISN 0078 Z CO CONTINUE ISN 0079 AIRPT-AIRPT-I ISN 0077 AIRPT-AIRPT-I ISN 0078 C CO CONTINUE ISN 0079 AIRPT-AIRPT-I ISN 0077 AIRPT-AIRPT-I ISN 0078 C CO CONTINUE ISN 0079 AIRPT-AIRPT-I ISN 0078 C CO CONTINUE ISN 0079 AIRPT-AIRPT-I ISN 0079 C OCONTONE		
ISN 0063 D0 25 DESIT MAREGS ISN 0064 25 CONTINUE ISN 0066 25 CONTINUE ISN 0067 20 A ADUSTI DEDST ISN 0068 26 ADUSTI DUBLE DEST. IF SU, PLACE ON ADJ. BUS ISN 0070 IF (DESTFL) MAREGS ISN 0071 IF (DESTFL) MAREGS ISN 0072 DE STPL PESTFL ISN 0073 IF (DESTFL) MAREGS ISN 0074 IF (DESTFL) MAREGS ISN 0075 DE STPL PESTFL ISN 0076 DE STPL PESTFL ISN 0077 DE STO DEST2 PLANEGS ISN 0077 28 ADBUSLI DUSST2 PLANEGS ISN 0077 28 ADBUSLI DUSST2 PLANEGS ISN 0077 28 ADBUSLI DUSST2 ISN 0076 C ISN 0077 AINPTAINPTI ISN 0080 RETURN C INCREMENT AINPT ISN 0082 DO 10 10 FL/25 PL/25		
ISN 0364 IFTADESTIFIOESTIANE-03 G0 T0 26 ISN 0367 GC T0 20 GC T0 20 ISN 0072 DESTPI-T0STIANECSJ GO T0 20 ISN 0072 U0 27 DESTPI-TNANECSJ GO T0 28 ISN 0075 27 CONTINUE ISN 0075 27 CONTINUE ISN 0075 27 CONTINUE ISN 0075 27 CONTINUE ISN 0077 28 A08051 L0005+13-DEST2 ISN 0077 28 A08051 L0005+13-DEST2 ISN 0077 28 A08051 L0005+13-DEST2 ISN 0077 28 A08051 L0005+13-DEST2 ISN 0079 AINPT-AINPT-1 ISN 0079 AINPT-AINPT-1 ISN 0081 C C C C C C C C C C C C C C	SN 0062 OBUS=AFOBUS (FAC)	
15N 0066 25 CONTINUE 15N 0067 G0 TO 20 15N 0068 26 ADBUSI-DEST 15N 0068 CHECK FOR DOUBLE DEST. IF S0, PLACE ON ADJ. BUS 15N 0070 DETFICITION AREEST G0 TO 20 15N 0071 DF 70 EST2-DEST1.NAREES 15N 0075 27 CONTINUE 15N 0076 G0 TO 20 15N 0077 28 ADBUSTL,DEST2 15N 0076 G0 TO 20 15N 0077 28 ADBUSTL,DEST2 15N 0078 20 CUNTINUE 15N 0078 C2 CUNTINUE 15N 0080 RETURN 15N 0081 ENTRY BUSTOX 15N 0082 D0 LO HOVE OF FROM XBUS TO XBUFF(XINPT) 15N 0083 110 XBUFF(14)/25 F3BUST) 15N 0084 DEFERDER 15N 0085 1=XINPT 15N 0086 DEFROM CONFLETE OF DECODE HERE 15N 0085 1=XINPT 15N 0086 0=XUFF(12) 15N 0087 1=XINPT 15N 0088		
15N 0066 25 CONTINUE 15N 0067 G0 TO 20 15N 0068 26 ADBUSI-DEST 15N 0068 CHECK FOR DOUBLE DEST. IF S0, PLACE ON ADJ. BUS 15N 0070 DETFICITION AREEST G0 TO 20 15N 0071 DF 70 EST2-DEST1.NAREES 15N 0075 27 CONTINUE 15N 0076 G0 TO 20 15N 0077 28 ADBUSTL,DEST2 15N 0076 G0 TO 20 15N 0077 28 ADBUSTL,DEST2 15N 0078 20 CUNTINUE 15N 0078 C2 CUNTINUE 15N 0080 RETURN 15N 0081 ENTRY BUSTOX 15N 0082 D0 LO HOVE OF FROM XBUS TO XBUFF(XINPT) 15N 0083 110 XBUFF(14)/25 F3BUST) 15N 0084 DEFERDER 15N 0085 1=XINPT 15N 0086 DEFROM CONFLETE OF DECODE HERE 15N 0085 1=XINPT 15N 0086 0=XUFF(12) 15N 0087 1=XINPT 15N 0088	SN 0064 IF(ADEST(I,DEST).NE.0) GO TO 26	
ISN 00068 26 ADBUST-DEST C CHECK FOR DOUBLE DEST. TF SO, PLACE ON ADJ. BUS ISN 00069 DESTPI-DEST+1 ISN 00070 TF (DESTFI.GT.NAREGS) GO TU 20 ISN 0077 DU 27 DESTPI-DESTPI.HAREGS ISN 0076 GO TO 20 ISN 0077 28 ADBUSTI.HAREGS ISN 0076 GO TO 20 ISN 0077 28 ADBUSTI.HOBEN-10-DEST2 ISN 0077 28 ADBUSTI.HOBEN-10-DEST2 ISN 0077 28 ADBUSTI.HOBEN-11-PEST2 ISN 0077 28 ADBUSTI.HOBEN-11-PEST2 ISN 0077 ATMPTEALAPT+1 ISN 0079 ATMPTEALAPT+1 ISN 0070 C ISN 0081 ENTRY BUSTOX C MOVE OP FROM XBUS TO XBUFF(XINPT) C OO 10 10 1-1-25 ISN 0082 OO 110 1-1-25 ISN 0083 II 0X XBUFF(XINPT, II-XBUSTI ISN 0084 XFULL(XINPTERW COMPLETE OP DECODE HERE C FIRST ECONPLETE OP DECODE HERE C FIRST ECONPLETE OP DECODE HERE SN 0085 I=XINPT ISN 0086 I=XINPT ISN 0087 I=XENPT(I:3) <td< td=""><td></td><td></td></td<>		
C CHECK FOR DOUBLE DEST. IF SU, PLACE ON ADJ. BUS ISN 0007 UP 105571-051-04 ISN 0070 UP 105571-051-04 ISN 0071 UP 105571-051-04 ISN 0072 UP 027 DEST2-05171, NAREGS ISN 0073 IF LADEST11, DEST21. NE-DI GO TO 28 ISN 0075 22 CONTINUE ISN 0076 23 ADBUS(1) DOUS+11=DEST2 ISN 0077 24 ADBUS(1) DOUS+11=DEST2 ISN 0076 C ISN 0077 ADBUS(1) DOUS+11=DEST2 ISN 0076 C ISN 0077 ADBUS(1) DOUS+11=DEST2 ISN 0077 ADBUS(1) DOUS+11=DEST2 ISN 0080 RETURN C INCREMENT AINPT C INCREMENT AINPT C WOYE OP FROM XBUS TO XBUFF(XINPT) SN 0081 IO NOBUF FROM XBUS TO XBUFF(XINPT) ISN 0082 DO 110 1=1,25 ISN 0083 IO XBUFF(XINPT,1)=XBUST(1) ISN 0084 C FERFORM COMPLETE OP DECODE MERE C FERFORM COMPLETE OP DECODE MERE C FERFORM COMPLETE OP DECODE MERE	SN 0067 G0 T0 20	
ISN 0009 DESTPI-DEST-I ISN 0070 IFIDESTPI-GI-NAREGS OF TO 20 ISN 0071 UD 27 DEST2-NE-01 GO TO 28 ISN 0075 27 CONTINUE ISN 0076 GO TO 20 ISN 0077 28 ADBUSTI-NE-01 GO TO 28 ISN 0077 28 ADBUSTI-NE-01 ED T2 ISN 0077 28 ADBUSTI-DEST2 ISN 0077 28 ADBUSTI-DEST2 ISN 0077 28 ADBUSTI-DEST2 ISN 0077 28 ADBUSTI-DEST2 ISN 0078 ATNPT-ATNPT-1 ISN 0079 ATNPT-ATNPT+1 ISN 0080 RETURN ISN 0080 RETURN ISN 0081 ENTRY BUSTOX MOVE OP FROM XBUS TO XBUFF(XTNPTT) ISN 0082 D0 10 10-1-2-8 ISN 0083 110 XBUFF(XTNPT,T)=XBUST(1) ISN 0084 ISN 0085 III ISN 0085 ID-XBUFF(1,P) COPECTODE NERCE ISN 0086 ID-XBUFF(1,P) COPECTODE NERCE ISN 0087 I-XBUFF(1,F) SI ISN 0088 ID-XBUFF(1,F) SI ISN 0089 I-XBUFF(1,F) SI ISN 0089 I-XBUFF(1,F) SI ISN 00809 I-XBUFF(1,F) SI </td <td>SN 0068 26 AOBUS(I,OBUS)=DEST</td> <td></td>	SN 0068 26 AOBUS(I,OBUS)=DEST	
ISN 0070 IF IDESTPI.GT.RAREGS 0 GT 10 20 ISN 0073 UP 20 DEST22-DESTPI.NAREGS ISN 0073 IF (ADEST I).POEST2].NE-01 GG 10 28 ISN 0076 GG TO 20 ISN 0077 24 AGUS(1).DEST2].NE-01 GG 10 28 ISN 0076 GG TO 20 ISN 0077 24 AGUS(1).DEST2].NE-01 GG 10 28 ISN 0076 GG TO 20 ISN 0077 24 AGUS(1).DEST2].NE-01 GG 10 28 ISN 0076 GG TO 20 ISN 0077 24 AGUS(1).DEST2].NE-01 GG 10 28 ISN 0076 C C DUTINUE ISN 0077 AINPT-AINPT+1 ISN 0076 C INTRY BUSIOX C WORE OF FROM XBUS 10 XBUFF(XINPT) C NORE OF FROM XBUS 10 XBUFF(XINPT) ISN 0082 D0 110 1-1,25 C PERFORM COMPLETE OP DECODE HERE C FIRST DECODE SOURCE-DEST INTERLOCK TAGS ISN 0084 IJ-XBUFF(II,1) ISN 0085 IJ-XBUFF(II,2) ISN 0086 IJ-XBUFF(II,2) ISN 0087 I-XBUFF(II,2) ISN 0089 C ISN 0089 C ISN 0099 C INVALUE (P,	C CHECK FOR DOUBLE DEST. IF SO, PLACE ON ADJ. BUS	
ISN 0072 D0 27 DEST2+DREST2+NARECS ISN 0075 27 CONTINUE ISN 0076 G G TO 20 ISN 0077 28 A0BUS1+JBUS+1)=DEST2 ISN 0076 G TO 20 ISN 0077 28 A0BUS1+JBUS+1)=DEST2 ISN 0076 G TO 20 ISN 0077 28 A0BUS1+JBUS+1]=DEST2 ISN 0076 G TO 20 ISN 0077 C ISN 0078 C ISN 0079 AINPT=AINPT ISN 0080 RETURN C C C C C C C C C C C C C MOVE OP FROM XBUS TO XBUFF(XINPT) ISN 0081 IO 10 1=1,25 ISN 0083 IIO XBUFF(XINPT,1)=XBUSTI ISN 0084 C C PERFORM COMPLETE OP DECODE MERE C PERFORM COMPLETE OP DECODE MERE SN 0085 DP=RAUFF(1+2) ISN 0086 IJ=RAUFF(1+3) ISN 0088 IJ=RAUFF(1+4) ISN 0089 IJ=RAUFF(1+6) C ISN 00		
ISN 0073 IFRADEST(1,DEST2), NE.0) G0 T0 28 ISN 0075 20 CONTINUE ISN 0076 G0 T0 20 ISN 0077 28 A0BUS(1,0BUS+1)=DEST2 ISN 0078 20 CONTINUE C INCREMENT AINPT ISN 0079 AINPT-AINPT+1 ISN 0079 AINPT-AINPT+1 ISN 0079 AINPT-AINPT+1 ISN 0081 ENTRY BUST0X C MOVE OP FROM XBUS TO XBUFF(XINPT) ISN 0082 D0 110 1=1,25 C FROM XBUST(1) ISN 0084 ENTRY BUST0X ISN 0084 C MOVEF(XINPT,1)=-XBUS(1) X*VULL(XINPT)=1 ISN 0084 C C FIRST DECODE SOURCE-DEST INTERLOCK TAGS ISN 0085 I=XNPF ISN 0086 I=XBUFF(I,1,3) ISN 0086 I=XBUFF(I,1,4) ISN 0087 I=RABUFF(I,1,4) ISN 0088 I=XBUFF(I,1,4) ISN 0088 I=XBUFF(I,1,4) ISN 0089 C IF(D10P,3)XEEDAD) CO TO TALL ISN 0088 I=XBUFF(I,1,4) ISN 0097 WRITE(6,9991 OP,	SN 0070 IF(DESTP1.GT.NAREGS) GO TO 20	
ISN 0075 27 CONTINUE ISN 0077 28 ADBUS(1,0BUS+1)=DEST2 ISN 0078 20 CONTINUE C INCREMENT AINPT ISN 0079 AINPT-AINPT ISN 0070 RETURN C INCREMENT AINPT ISN 0070 AINPT-AINPT ISN 0080 RETURN C C C MOVE OP FROM XBUS TO XBUFF(XINPT) ISN 0081 ENTRY BUSTOX C MOVE OP FROM XBUS TO XBUFF(XINPT) ISN 0082 DO 110 1-1,25 ISN 0082 FRISH COMPLETE OP DECODE HERE C FIRST DECODE SOURCE-DEST INTERLOCK TAGS ISN 0085 I=XINPT (1,31 ISN 0086 I=XINPT (1,31 ISN 0087 I=XBUFF (1,1,41 ISN 0087 I=XBUFF (1,1,41 ISN 0087 I=XBUFF (1,1,41 ISN 0087 I=XBUFF (1,1,41 ISN 0097 IXILD UP. ISSUE ERI	ISN 0072 DO 27 DEST2=DESTP1;NAREGS	
ISN 0075 C0 T0 20 ISN 0077 28 ADBUS1, BUS+1)=DEST2 ISN 0078 20 CONTINUE 0 C ISN 0079 AINPT=AINPT+1 ISN 0080 RETURN 0 C 1SN 0080 ENTRY BUSTOX 0 C 0 C 1SN 0081 ENTRY BUSTOX 0 C 0 C 1SN 0081 ENTRY BUSTOX 0 C 0 C 1SN 0082 D0 10 1=1,25 1SN 0083 110 XBUFF(IXINPT,1)=XBUS(11 ISN 0084 XBUFF(IXINPT,1)=XBUS(11 1SN 0085 I=XINPT 1SN 0086 OP=XBUFF(1,2) 1SN 0087 I=XINPT 1SN 0088 I=XINPT 1SN 0087 I=XINPT 1SN 0087 I=XINPT 1SN 0087 I=XINPT ISN 0090 I+FOIDP,30).EQ-0) GD TO III	SN 0073 IF(ADEST(1, DEST2).NE.0) GO TO 28	
ISN 0077 28 ADBUST I JOBUST I JOBUST I ISN 0078 20 CONTINUE C INCREMENT AINPT ISN 0080 RETURN C ENTRY BUSTOX C MOVE OP FROM XBUS TO XBUFF(XINPT) ISN 0081 ENTRY BUSTOX C MOVE OP FROM XBUS TO XBUFF(XINPT) ISN 0082 D0 10 1=1,25 ISN 0084 XPULLIXINF1=XBUS(I) ISN 0085 10 XBUFF(XINPT, 1=XBUS(I) ISN 0084 XPULLIXINF1=DECODE HERE C FRIST DECODE SOURCE-DEST INTERLOCK TAGS ISN 0085 C ISN 00865 C ISN 0087 II=XBUFF(II=2) ISN 0088 IJ=XBUFF(II=4) ISN 0089 IK=XBUFF(I=4) ISN 0089 IK=XBUFF(I=4) ISN 0089 IK=XBUFF(I=4) ISN 0090 IF(DEOP;30).E0.00 GO TO TI II C AND RETURN THUS MAKING OP INTO NOP. ISN 0093 WAITE(6,998) OP SUBLE RENOR MESSAGE, INCR XINPT, C AND RETURN THUS MAKING OP INTO NOP. ISN 0093 WAITE(6,998) ISN 0093 WAITE(6,998)	SN 0075 27 CONTINUE	
ISN 0078 20 CONTINUE C INCREMENT AINPT ISN 0079 AINPT=AINPT+1 ISN 0080 RETURN C C C MOVE OF FROM XBUS TO XBUFF(XINPT) C MOVE OF FROM XBUS TO XBUFF(XINPT) SN 0080 DI DI =1,25 ISN 0083 110 XBUFF(IXINPT,I)=XBUS(I) ISN 0083 110 XBUFF(IXINPT,I)=1 C FRETORM COMPLETE OF DECODE HERE SN 0085 I=XINPT ISN 0086 D=XBUFF(I,2) ISN 0087 I=XINPT ISN 0088 I=XINPT SN 0087 I=XINPT ISN 0089 I=XINPT C AND RETORM THUS MAKING OF INTO NOP. ISN 0092 WRITE(6,9993) D	SN 0076 G0 TD 20	
c INCREMENT AINPT ISN 0079 AINPTAINPT+1 ISN 0080 RETURN C C C C ISN 0081 ENTRY BUSTOX C MOVE OP FROM XBUS TO XBUFF(XINPT) ISN 0082 DO 110 1-1,25 ISN 0083 IIO XBUFF(XINPT,1)=XBUSTI) XFULL(XINPT,1)=1 XFULL(XINPT,1)=1 ISN 0084 XFULL(XINPT,1)=XBUSTI) XFULL(XINPT,1)=XBUSTI) XFULL(XINPT,1)=XBUSTI) ISN 0084 DP=RRUFF(1,2) ISN 0085 I=XINPT ISN 0086 DP=RRUFF(1,2) ISN 0086 DP=RRUFF(1,3) ISN 0087 I=XBUFF(1,1,4) ISN 0088 J=XBUFF(1,1,5) ISN 0088 J=XBUFF(1,1,5) ISN 0089 I=XBUFF(1,1,5) ISN 0090 I+folor,90; DP, ISSUE ERROR MESSAGE, INCR XINPT, C AND RETURN THUS MAKING OP INTO NOP. ISN 0091 WRITE(6,999) DP, XBUS(1) ISN 0092 WRITE(6,999) DP, XBUS(1) ISN 0095 XINPT=XINPT+1 ISN 0095 XINPT=XINP	SN 0077 28 AOBUS(1,0BUS+1)=DEST2	
ISN 0079 AINPT=AINPT+1 ISN 0080 RETURN C C SN 0081 ENTRY BUSTOX C DO 110 1=1,25 ISN 0082 DO 110 1=1,25 ISN 0083 110 XBUFF(XINPT,11=XBUS(I) ISN 0084 XPULL(XINPT)=1 ISN 0085 I=XINPT C PERFORM COMPLETE OP DECODE HERE C PERFORM COMPLETE OP DECODE HERE C FIRST DECODE SOURCE-DEST INTERLOCK TAGS ISN 0086 D= XAUFF(1,2) ISN 0086 I=XLNPT ISN 0086 D= XAUFF(1,2) ISN 0086 I=XLNPT C TOS ISN 0090 IF(0LP,3) C ISN 0091 ISN 0092		
ISN 0080 RETURN C C ISN 0081 ENTRY BUSIOX ISN 0082 D0 110 1=1,25 ISN 0083 TID SUPF(XINPT,1)=RBUS(1) ISN 0084 XFULL(XINPT,1)=RBUS(1) ISN 0084 XFULL(XINPT,1)=RBUS(1) ISN 0084 C FIRST DECODE SOURCE-DEST INTERLOCK TAGS ISN 0086 OP=RAUFF(1,2) ISN 0086 OP=RAUFF(1,3) ISN 0086 OP=RAUFF(1,5) ISN 0088 IJ=RAUFF(1,5) ISN 0088 IJ=RAUFF(1,5) ISN 0089 I (ADD OP TAG TO SEE IF OP VALID ISN 0090 IF(00P,30), FE0.0) G TO TIT ISN 0092 WRITE(6,998) OP XBUS(1) ISN 0094 WRITE(6,998) OP XBUS(1) ISN 0095 XINPT=XINPT+1 ISN 0096 RETURN MAKING OP INTO NOP. Z-7 7 L. Conway		
C C ISN 0081 ENTRY BUSTOX ISN 0082 C MOVE OP FROM XBUS TO XBUFF(XINPT) ISN 0083 110 XBUFF(XINPT,1)=xBUS(1) ISN 0084 110 XBUFF(XINPT,1)=xBUS(1) ISN 0084 110 XBUFF(XINPT,1)=xBUS(1) ISN 0084 110 XBUFF(XINPT,1)=xBUS(1) ISN 0084 10 XBUFF(XINPT,1)=xBUS(1) ISN 0085 1=xINPT C FIRST DECODE SOURCE-DEST INTERLOCK TAGS ISN 0086 DP=xBUFF(1,2) ISN 0086 DP=xBUFF(1,3) ISN 0086 1=xBUFF(1,4) ISN 0088 1=xBUFF(1,4) ISN 0088 1=xBUFF(1,5) C Test VALID OP TAG TO SEE IF OP VALID ISN 0090 1F(DOP,3).EQ.0) GU TO 111 ISN 0090 1F(DOP,3).EQ.0) GU TO 111 ISN 0092 WRITE(6,998) C INVALID UP. ISSUE ERROR MESSAGE, INCR XINPT, C INVALID UP. ISSUE ERROR MESSAGE, INCR XINPT, C ISN 0092 WRITE(6,998) DP.XBUS(1) ISN 0094 WRITE(6,998) ISN 0095 XINPT		
C C MOVE OP FROM XBUS TO XBUFF(XINPT) ISN 0082 DO 110 1=1,25 ISN 0083 110 XBUFF(XINPT,11=XBUS(11) SN 0083 110 XBUFF(XINPT)=1 C PERFORM COMPLETE OP DECODE HERE C PERFORM COMPLETE OP DECODE SOURCE-DEST INTERLOCK TAGS ISN 0085 I=XINPT ISN 0086 OP=XBUFF(1,2) ISN 0087 IITXBUFF(1,3) ISN 0087 IITXBUFF(1,5) C AND RETURN THUS MAKING OP VALID ISN 0089 IK=XBUFF(1,5) C AND RETURN THUS MAKING OP INTO NOP. ISN 0092 WRITE(6,998) ISN 0092 WRITE(6,998) ISN 0093 WRITE(6,998) ISN 0094 WRITE(6,998) ISN 0095 XINPT=XINPT+1 ISN 0095 XINPT=XINPT+1 ISN 0095 RETURN ISN 0095 RETURN	SN 0080 RETURN	
C ENTRY BUSTOX ISN 0081 C MOVE OP FROM XBUS TO XBUFF(XINPT) ISN 0082 DO 110 1=1,25 ISN 0081 110 XBUFF(XINPT,1)=XBUS(T) XFULL(XINPT,1)=1 XFULL(XINPT,1)=1 C PERFORM COMPLETE OP DECODE HERE C FIRST DECODE SOURCE-DEST INTERLOCK TAGS ISN 0085 I=XINPT ISN 0086 OP=XBUFF(1,2) ISN 0086 I=XINPT ISN 0086 I=XBUFF(1,3) ISN 0088 I=XBUFF(1,4) ISN 0089 IK=XBUFF(1,5) C TEST VALID OP TAG TO SEE IF OP VALID C AND RETURN THUS MAKING OP INTO NOP. KR 10090 I+(010P,30).62.01 G0 TO 111 C AND RETURN THUS MAKING OP INTO NOP. KN 0092 WR1E(6,99.0) ISN 0093 WR1E(6,99.0) ISN 0093 WR1E(6,99.0) ISN 0095 XINPT=XINPT+1 ISN 0096 RETURN		
ISN 0081 ENTRY BUSTOX ISN 0082 DD 110 I=1,25 ISN 0083 110 XBUFF(XINPT,1)=XBUS(I) XBUFF(XINPT,1)=XBUS(I) XFULL(XINPT,1)=XBUS(I) XFULL(XINPT,1)=XBUS(I) XFULL(XINPT,1)=XBUS(I) XFULL(XINPT,1)=XBUS(I) XFULL(XINPT,1)=XBUS(I) XFULL(XINPT,1)=XBUS(I) XFULL(XINPT,1)=XBUS(I) XFULL(XINPT,1)=XBUFF(I,2) ISN 0085 ISN 0085 I=XINPT ISN 0086 D=XBUFF(I,2) ISN 0087 ITXBUFF(I,3) ISN 0088 I=XBUFF(I,4) ISN 0089 IX=XBUFF(I,5) C TEST VALID OP TAG TO SEE IF OP VALID ISN 0090 I+(DIOP,30).E0.0) GU TO II1 C AND RETURN THUS MAKING OP INTO NOP. ISN 0092 WRITE(6,998) ISN 0093 WRITE(6,998) ISN 0094 WRITE(6,998) ISN 0095 XINPT+XINPT+1 ISN 0096 RETURN ISN 0096 RETURN		
C MOVE OP FROM XBUS TO XBUFF(XINPT) ISN 002 D0 110 1=1,25 ISN 0083 110 XBUFF(XINPT,I)=XBUS(I) XFUL(XINPT)=1 XBUFF(XINPT,I)=XBUS(I) XFUL(XINPT)=1 XBUFF(XINPT,I)=XBUS(I) XFUL(XINPT)=1 YBUFF(XINPT,I)=XBUS(I) XFUL(XINPT)=1 YBUFF(XINPT,I)=XBUFF(I) XFUL(XINPT)=1 YBUFF(XINPT,I)=XBUFF(I,2) XFUL(XINPT)=1 YBUFF(I,2) XFUE YBUFF(I,2) XFUE YBUFF(I,2) XFUE YBUFF(I,3) XFUE YBUFF(I,2) XFUE YBUFF(I,3) XFUE YBUFF(I,3) XFUE YBUFF(I,3) XFUE YBUFF(I,2) XFUE YBUFF(I,3) XFUE YBUFF(I,2)	•	
ISN 0082 D0 110 1=1,25 ISN 0083 110 XBUFF(XINPT,11=XBUS(I) XFULL(XINPT)=1 XFULL(XINPT)=1 C PERFORM COMPLETE OP DECODE HERE C FIRST DECODE SOURCE-DEST INTERLOCK TAGS ISN 0085 I=XINPT ISN 0086 OP = XBUFF (I, 2) ISN 0086 OP = XBUFF (I, 3) ISN 0088 IJ=XBUFF (I, 4) ISN 0088 IJ=XBUFF (I, 4) ISN 0090 IK=XBUFF (I, 5) C TEST VALID OP TAG TO SEE IF OP VALID ISN 0090 IF (DICIP, 30).EC:00.GO TO 111 ISN 0090 IF (DICIP, 30).EC:00.GO TO 111 C AND RETURN THUS MAKING OP INTO NOP. ISN 0092 WRITE(6,998) ISN 0093 WRITE(6,998) ISN 0094 WRITE(6,9991) OP,XBUS(1) ISN 0095 XINPT=XINPT+1 ISN 0096 RETURN		
ISN 0083 110 XBUFF(XINPT,I)=XBUS(I) XFULL(XINPT)=1 C PERFORM COMPLETE OP DECODE HERE C FIRST DECODE SOURCE-DEST INTERLOCK TAGS ISN 0085 I=XINPT ISN 0086 OP=XBUFF(1,2) ISN 0086 OP=XBUFF(1,3) ISN 0086 I=XBUFF(1,4) ISN 0087 II=XBUFF(1,4) ISN 0088 IJ=XBUFF(1,4) ISN 0089 IK=XBUFF(1,5) C TEST VALID OP TAG TO SEE IF OP VALID C INVALID UP, ISSUE ERROR MESSAGE, INCR XINPT, C AND RETURN THUS MAKING OP INTO NOP. ISN 0090 IF(D(DP,30), EQ.0) GD TO 111 C AND RETURN THUS MAKING OP INTO NOP. ISN 0092 WRITE(6,998) ISN 0093 WRITE(6,998) ISN 0095 XINPT=XINPT+1 ISN 0095 XINPT=XINPT+1 ISN 0096 RETURN		
ISN 0084 XFULL(XINPT)=1 C PERFORM COMPLETE OD DECODE HERE C FIRST DECODE SOURCE-DEST INTERLOCK TAGS ISN 0085 I=XINPT ISN 0086 OP=XBUFF(I,2) ISN 0087 I=XBUFF(I,3) ISN 0088 I=XBUFF(I,4) ISN 0089 I=XBUFF(I,4) ISN 0080 I=XBUFF(I,4) ISN 0090 IFST VALID OP TAG TO SEE IF OP VALID C INVALID UP. ISSUE ERROR MESSAGE, INCR XINPT, C AND RETURN THUS MAKING OP INTO NOP. ISN 0092 WRITE(6,998) ISN 0093 WRITE(6,998) ISN 0094 WRITE(6,998) ISN 0095 XINPT=XINPT+1 ISN 0096 RETURN		
C PERFORM COMPLETE OP DECODE HERE C FIRST DECODE SOURCE-DEST INTERLOCK TAGS ISN 0085 I=XINPT ISN 0086 OP=XBUFF(I,2) ISN 0087 II=XBUFF(I,3) ISN 0088 IJ=XBUFF(I,3) ISN 0089 IK=XBUFF(I,3) ISN 0089 IK=XBUFF(I,5) C TEST VALID OP TAG TO SEE IF OP VALID ISN 0090 IF(D(OP,30).E0.0) GO TO III C INVALID UP. ISSUE ERROR MESSAGE, INCR XINPT, C AND RETURN THUS MAKING OP INTO NOP. ISN 0092 WRITE(6,998) ISN 0093 WRITE(6,9991) OP,XBUS(1) ISN 0094 WRITE(6,9993) OP,XBUS(1) ISN 0095 XINPT=XINPT+1 ISN 0096 RETURN		
C FIRST DECODE SOURCE-DEST INTERLOCK TAGS ISN 0085 I=XINPT ISN 0086 OP=X8UFF(1,2) ISN 0087 II=XBUFF(1,3) ISN 0088 IJ=XBUFF(1,4) ISN 0089 IK=XBUFF(1,5) C TEST VALID OP TAG TO SEE IF OP VALID C ISN 0090 C ISN 0080 C INVALID OP. TAG TO SEE IF OP VALID C INVALID UP. ISSUE ERROR MESSAGE, INCR XINPT, C INVALID UP. ISSUE ERROR MESSAGE, INCR XINPT, C AND RETURN THUS MAKING OP INTO NUP. ISN 0092 WRITE(6,999) OP,XBUS(1) ISN 0093 WRITE(6,999) OP,XBUS(1) ISN 0094 WRITE(6,998) ISN 0095 XINPT=XINPT+1 ISN 0096 RETURN		
ISN 0085 I=XINPT ISN 0086 OP=X8UFF(1,2) ISN 0087 II=XBUFF(1,2) ISN 0088 I=XBUFF(1,4) ISN 0089 IK=XBUFF(1,4) ISN 0089 IK=XBUFF(1,5) C TEST VALID OP TAG TO SEE IF OP VALID ISN 0090 IF(D(OP,30).EQ.0) GO TO 111 C INVALID OP. ISSUE ERROR MESSAGE, INCR XINPT, C AND RETURN THUS MAKING OP INTO NOP. ISN 0092 WRITE(6,998) ISN 0093 WRITE(6,9993) ISN 0094 WRITE(6,9981) ISN 0095 XINPT=XINPT+1 ISN 0096 RETURN		
ISN 0086 OP=X8UFF(1,2) ISN 0087 II=X8UFF(1,3) ISN 0088 IJ=X8UFF(1,4) ISN 0089 IK=X8UFF(1,5) C TEST VALID OP TAG TO SEE IF OP VALID C INVALID UP. ISSUE ERROR MESSAGE, INCR XINPT, C AND RETURN THUS MAKING OP INTO NOP. ISN 0092 WRITE(6,998) ISN 0093 WRITE(6,998) ISN 0095 XINPT=XINPT+1 ISN 0096 RETURN		
ISN 0087 II=XBUFF[I,3] ISN 0088 IJ=XBUFF[I,4] ISN 0089 IK=XBUFF[I,5] C TESI VALID OP TAG TO SEE IF OP VALID ISN 0090 IF(D(OP,30).EQ.0) GU TO 111 C AND RETURN THUS MAKING OP INTO NUP. C AND RETURN THUS MAKING OP INTO NUP. ISN 0092 WRITE(6,998) ISN 0093 WRITE(6,998) ISN 0094 WRITE(6,998) ISN 0095 XINPT=XINPT+1 ISN 0096 RETURN		
ISN 0088 IJ=X8UFF(1,4) ISN 0089 IK=X8UFF(1,5) C TEST VALID OP TAG TO SEE IF OP VALID ISN 0090 IF(D(OP,30).EQ.O) GO TO 111 C INVALID UP. ISSUE ERROR MESSAGE, INCR XINPT, C AND RETURN THUS MAKING OP INTO NOP. ISN 0092 WRITE(6,998) ISN 0093 WRITE(6,999) OP,XBUS(1) ISN 0094 WRITE(6,998) ISN 0095 XINPT=XINPT+1 ISN 0096 RETURN		
ISN 0089 IK=XBUFF(I,5) C TEST VALID OP TAG TO SEE IF OP VALID ISN 0090 IF(D(OP,30).EQ.0) GO TO III C INVALID UP. ISSUE ERROR MESSAGE, INCR XINPT, C AND RETURN THUS MAKING OP INTO NOP. ISN 0092 WR ITE(6,998) ISN 0093 WR ITE(6,998) ISN 0094 WR ITE(6,998) ISN 0095 XINPT=XINPT+1 ISN 0096 RETURN		
C TEST VALID OP TAG TO SEE IF OP VALID ISN 0090 1F(D(OP, 30).EQ.O) GO TO 111 C INVALID UP. ISSUE ERROR MESSAGE, INCR XINPT, C AND RETURN THUS MAKING OP INTO NOP. ISN 0092 WRITE(6,998) ISN 0093 WRITE(6,999) DP,XBUS(1) ISN 0094 WRITE(6,998) ISN 0095 XINPT=XINPT+1 ISN 0096 RETURN		
ISN 0090 1F(D(DP, 30).EQ.0) GO TO III C INVALID UP. ISSUE ERROR MESSAGE, INCR XINPT, C AND RETURN THUS MAKING OP INTO NOP. ISN 0092 WRITE(6,998) ISN 0093 WRITE(6,999) DP,XBUS(1) ISN 0094 WRITE(6,998) ISN 0095 XINPT=XINPT+1 ISN 0096 RETURN		
C INVALID UP. ISSUE ERROR MESSAGE, INCR XINPT, C AND RETURN THUS MAKING OP INTO NOP. ISN 0092 WRITE(6,998) ISN 0093 WRITE(6,998) ISN 0094 WRITE(6,998) ISN 0095 XINPT=XINPT+1 ISN 0096 RETURN		
C AND RETURN THUS MAKING OP INTO NOP. ISN 0092 WRITE(6,998) ISN 0093 WRITE(6,999) OP,XBUS(1) ISN 0094 WRITE(6,998) ISN 0095 XINPT=XINPT+1 ISN 0096 RETURN		
ISN 0092 WR ITE(6,998) ISN 0093 WR ITE(6,999) OP, XBUS(1) ISN 0094 WR ITE(6,998) ISN 0095 X1NPT=XINPT+1 ISN 0096 RETURN Z77 L. Conway	L INVALUUP, ISUE ERKUK MESSAGE, INCK XINPI,	
ISN 0093 WRITE(6,999) DP,XBUS(1) ISN 0094 WRITE(6,998) ISN 0095 XINPT=XINPT+1 ISN 0096 RETURN Z77 L. Conway		
ISN 0094 WRITE(6,998) ISN 0095 XINPT=XINPT+1 ISN 0096 RETURN	SN 0072 WRIE(6,978)	
ISN 0095 XINPT=XINPT+1 ISN 0096 RETURN		
ISN 0096 RETURN 277 L. Conway		
Z77 L. Conway		
L. Conway	SN UU7D RETURN	
L. Conway		
L. Conway	2 7 7	
Archives		
	Archives	

1.1

ېرىي بەرمۇرىي مەرەۋەرىغىغ مەرەۋەخەندىن يوم ئۇرى

ISN 0097	111 CONTINUE	PAGE 004
1211 0091	C	
ISN 0098	C SET X(I) SOURCE IF(D(OP,16).EQ.1) XSOR(I,II+33)=1	
ISN 0098	C	1
ISN 0100	C SET X(1) DEST	
ISN 0100	IF(D(OP, 17).EQ.1)XDEST(I,II+33)=1 C	
	C SET X(I+1) SOURCE	
ISN 0102	IF(D(OP,18).EQ.1) XSOR(I,MOD(II+1,32)+33)=1 C	
ISN 0104	C SET X(I+1) DEST IF(D(0P, 19).EQ.1)XDEST(I,MOD(II+1, 32)+33)=1	
131 0104	C	
SN 0106	C SET X(J) SOURCE IF(D(DP,20).EQ.1) XSOR(1,IJ+33)=1	
51 0100	C	· · · · · · · · · · · · · · · · · · ·
ISN 0108	C SET X(J) DEST IF(D(DP,21).EQ.1)XDEST(I,IJ+33)=1	
54 0100	C	
ISN 0110	C SET X(K) SOURCE IF(D(DP,22).EQ.1) XSOR(I,IK+33)=1	
	C	
SN 0112	C SET AB(I) DEST IF(D(0P,23).EQ.1)XDEST(I,II+1)=1	
	C	
ISN 0114	C SET C(I) SOURCE IF(D(0P,24).EQ.1) XSOR(I,II+65)=1	
54 0114	C	
SN 0116	C SET C(1) DEST IF(D(0P,25).EQ.1)XDEST(1,11+65)=1	
34 0110	C	
SN 0118	C SET C(J) SOURCE IF(D(0P,26).EQ.1) XSOR(1,IJ+65)=1	
	C	
SN 0120	C SET C(K) SOURCE IF(D(OP, 34).EQ.1) XSOR(I,IK+65)=1	
	C	
SN 0122	C SET STORAGE SOURCE IF(D(0P,27).EQ.1) XSOR(I,89)=1	
	C	
SN 0124	<u>C SET STORAGE DEST</u> IF(D(DP,28).EQ.1)XDEST(1,89)=1	
	C REMOVE ANY SOURCE-DEST TAGS ON X(0), ABU(0)	
SN 0126 SN 0127	xSOR(I,1)=0 xDEST(I,1)=0	
SN 0128	XSOR([,33)=0	
SN 0129	XDEST(1,33)=0 C SPECIAL DECODE FOR BRANCH OPS	
	C PLACE NO FACILITY IF K FIELD = 0 FOR BRANCH OP	
	0	
2	78	
L. Conv	vay l	
Archiv		

يې دېپېلار ور د د د مالدار حريقا د د د د د کې

	PAGE 005
ISN 0130	IF((XBUFF(1,12).EQ.1).AND.(IK.EQ.0)) GO TO 121
	C SET FACILITY USE TAGS, BUS DEST TAGS
ISN 0132	DD 120 FAC=1,NXFAC
ISN 0133 ISN 0134	XFAC(1,FAC)=D(0P,FAC+40) IF(XFAC(1,FAC).EQ.0) G0 T0 120
ISN 0134 ISN 0136	OBUS=XFOBUS(FAC)
ISN 0137	DO 125 DEST=1,NXREGS
1SN 0138	IF(XDEST(I,DEST).NE.0) GO TO 126
ISN 0140	125 CONTINUE
ISN 0141	GU TO 120
ISN 0142	126 XOBUS(I,OBUS)=DEST
	C CHECK FOR DOUBLE DEST. IF SO, PLACE ON ADJ BUS
ISN 0143	DESTP1=DEST+1
ISN 0144	IF(DESTPI.GT.NXREGS) GO TO 120
ISN 0146	DO 127 DEST2=DESTP1,NXREGS
ISN 0147	IF(XDEST(1,DEST2).NE.0) GO TO 128
ISN 0149	127 CONTINUE
ISN 0150	GO TO 120
ISN 0151	128 XOBUS(1,0BUS+1)=DEST2
ISN 0152	120 CONTINUE
ISN 0153	121 CONTINUE C INCREMENT XINPT
ISN 0154	XINPT=XINPT+1
ISN 0155	RETURN
ISN 0156	998 FORMAT(1H)
ISN 0157	999 FORMAT(21H ERROR OP TYPE ,13,14H, INSTRUCTION ,A1,
1011 0121	X 53H, IS NOT HANDLED BY THE SIMULATOR
ISN 0158	ÊND

	279
	onway
	onway

...

94 d 4

.

	· · · · · · · · · · · · · · · · · · ·					2
LEVEL 2 FEB 67	:		OS7360 FORTE	IAN H	DATE 67.265/19.31.21	9
COMP	ILER OPTIONS - NAME	E= MAIN,OPT=0	2,LINECNT=50,S	OURCE, EBCDIC,	NOLIST, DECK, LOAD, MAP, NOEDIT, NOID	. 8
ISN 0002	SUBROUTINE	JSTARTIENDRUNJ		· · · · · · · · · · · · · · · · · · ·		
ISN 0003	IMPLICIT INT	TEGER*2(A-Z)				l
ISN 0004	COMMON	TIME,	IPARI,	IPARZ,	IPAR3,	2
	A AINPT,	NABUF,	ABUS(50),	XINPT,	NXBUF,	
	B XBUS(50),	IFADD,	IFDST,	IFRTN,	BRXP,	
	C BRAP,	ER(8),	BE(8),	ET(8),	NBBUF,	
	D AHOLDT,	XHOLDT,	AFRCT,	XFRCT,	BOSC,	
	E BNOP, F FSTADD,	XEP, NUDUT,	AEP, NUPSC,	PH1(100),	PRINT,	
	G NXDSP	NUDUL 1	NUFJU	NDBUS,	NADSP,	
ISN 0005	COMMON/RES/	FIRST,	NAREGS,	NXREGS,	NABUS,	
	A NXBUS,	STATS,	ACON,	XCON,	AEMP,	
	B XEMP,	MX0,	AFULL(12),	XFULL(12),	AGO(12),	
	C XGO(12),	NAGO,	NXGO,	NATEST,	NXTEST,	
	D NAFAC,	NXFAC,	ABUSYZ,	ABUSY(200),		
	E XBUSY(200)	, ABUFF(12,10	0),XBUFF(12,10			
** <u>*</u>	F XSUR(12,200	D1,ADEST(12,20	0),XDEST(12,20	101,	AFAC(12,15),	
	G XFAC(12,15)), AFACSC(4,15	,20),ARET,	XFACSC(4,15,	20), XRET,	
	H ABUSSC(4,10	0,201,AIBBSY(1	01,XBUSSC14,10	,201,X1885Y(1	0), XFIBUS(15),	••••••
					0),AFIBUS(15),	
	J AFDLY(15),			XF08US(15),		
	K ABUPSZ .	ABUPS(200),		ABUFUL(200),		
	L Q(16,16),	SDBA(32, 2),		NQTEST,	NQGO,	
	M QINPT,	QCON,	QEMP,	MBUSY,	MFREE,	
	N LOAD,	MEMDLY,	MEMORY(16),		EAV,	
	D MXTIME,	OUTLVL,	10(4,16),	RTN,	LONGBR,	
	P SR(8),	XPASS(200);	SKXP, OUT(2),	JOB(6),	NSBUF, SSTOP,	
	R MEMCNT(16)		ABXBSY(10),		X8X85Y(10)	
ISN 0006	COMMON/RLS/	LAST	~~~~~~~	X00X(1),		
ISN 0007	INTEGER OUT	2				
ISN 0008	REAL MEMDLY	MXTIME				
ISN 0009	REAL TIME					
ISN 0010	DIMENSION AF	REPT(10),XREPT	(10)			
ISN 0011	INTEGER*2 EN	NDRUN				
	C RE	AD PARAM CARD	FOR JOB			
ISN 0012	READ(5,100,6	END=10)(JOB(I)				
	W			NAGO, NXBUF, NX		
				DOT, NUPSC, NUBU	S, NADSP, NXUSP,	
		DLY, OUTLVL, FST	AUU			
ISN 0013						
ISN 0014	ENDRUN=0	TC NCW 100 11	ANER			
ISN 0015	WRITE(6,202)	ITE NEW JOB HE	AVER			
ISN 0015	WRITE(6,2001					
ISN 0017	WRITE(6,300)					
ISN 0018	WRITE(6,200)					
	80 WRITE(6,200)					
ISN_0020	WRITE(6,400)	[JOB([],]=],	6)			
L. Con						
1		- · · · · · · · · · · · · · · · · · · ·				
Archiv	es					

				3 3
				7
			PAGE 002	<u>د</u> 9
	ISN 0021	WRITE(6,201)		۷
	ISN 0022 ISN 0023	CALL THTU(OUT(1)) WRITE(6,3333) OUT(1),OUT(2)		8 6
	ISN 0023	WRITE(6,200)		01
	ISN 0025	WRITE(6,200)		u
	ISN 0026	WRITE(6,500)		15
	ISN 0027	WRITE(6,200)		
	ISN 0028 ISN 0029	WRITE(6,600) NABUF,NXBUF,NQBUF WRITE(6,201)		
	ISN 0029	WRITE(6,700) NATEST,NXTEST,NQTEST		
	ISN 0031	WRITE(6,201)	· · ·	
	ISN 0032	WRITE(6,800) NAGO,NXGO,NQGO		
	ISN 0033	WRITE(6,201)		
	ISN 0034	WRITE(6,900) MEMDLY		
	ISN 0035 ISN 0036	WRITE(6,201) WRITE(6,901) NBOX	· · · · · · · · · · · · · · · · · · ·	
	ISN 0037	WRITE(6,201)		
	ISN 0038	WRITE16,910) NBBUF,NSBUF,NODOT		
	ISN 0039	WRITE(6,201)		
	ISN 0040	WRITE(6,920) NOPSC		
	ISN 0041 ISN 0042	WRITE(6,201) WRITE(6,930) NDBUS		
	ISN 0042 ISN 0043	WRITE(6,201)		
	ISN 0044	WRITE(6,940) NADSP,NXDSP		
	ISN 0045	WRITE(6,200)		
-	ISN 0046	WRITE(6,200)		
	ISN 0047	WRITE(6,1000) WRITE(6,201)		
	ISN 0048	C CALC REP TIMES		
	ISN 0049	00 20 I=1,NAFAC	and a second and the second	
	ISN 0050	AREPT(I)=0		
	ISN 0051	DO 20 J=1,NSLOT		
	ISN 0052	20 AREPT(I)=AREPT(I)+AFSLOT(I,J)		
	ISN 0053 ISN 0054	WRITE(6,1001)(AREPT(1),1=1,NAFAC) WRITE(6,1002)(AFDLY(1),1=1,NAFAC)		
	ISN 0055	WRITE(6,1003)(AFIBUS(I),1=1,NAFAC)		
	ISN 0056	WRITE(6,1005)(ABOX(I),I=1,NAFAC)		
	ISN 0057	WRITE(6,1004)(AFOBUS(I),I=1,NAFAC)		
	ISN 0058	WRITE(6,200)		
	ISN 0059 ISN 0060	WRITE(6,200) WRITE(6,2000)		
	131 0000			
	ISN 0061	DO 30 I=1,NXFAC		
	ISN 0062	XREPT(I)=0	í	
	ISN 0063	DO 30 J=1,NSLOT		
	ISN 0064 ISN 0065	30 XREPT(1)=XREPT(1)+XFSLOT(1,J)		
	ISN 0065	WRITE(6,1001)(XREPT(1),1=1,NXFAC) WRITE(6,1002)(XFDLY(1),1=1,NXFAC)		
	ISN 0067	WRITE(6,1005)(XBOX(I),I=1,NXFAC)		
	ISN 0068	WRITE(6,1004)(XFOBUS(1),1=1,NXFAC)		
		<u>C:</u>		
		-51		
	L. Con			
	Archi	ves	· · · ·	

<u> </u>	PAGE 003	
ISN 0069	WRITE(6,202)	
ISN 0070	CALL UNROLL	
ISN 0071 ISN 0072	RETURN 10 CONTINUE	
ISN 0072	ENDRUN=1	
ISN 0074	RETURN	
ISN 0075	100 FORMAT(6A1,2X,1712,17X,F7.1,1X,F4.1,1X12,1X15)	
ISN 0076	101 FORMAT(1H1,6A1)	
ISN 0077	200 FORMAT(1H0)	•
ISN 0078 ISN 0079	201 FORMAT(IH) 202 FORMAT(IH1)	
ISN 0080	300 FORMAT(120H ACS-1 MPM S	
	XIMULATION PROGRAM	
ISN 0081	400 FORMAT(30H INPUT PROGRAM FOR THIS RUN = $+6A1$)	
ISN 0082	500 FORMAT(38H MACHINE PARAMETERS FOR THIS RUN)	•
ISN 0083	600 FORMAT(22H NUMBER OF A BUFFERS =, 12, 5X, 21HNUMBER OF X BUFFERS =,	
ISN 0084	X I2, 5X,21HNUMBER OF Q BUFFERS =,I2) 700 FORMAT(22H NUMBER A OPS TESTED =,I2, 5X,21HNUMBER X OPS TESTED =,	
1314 0004	X I2, $5X_{21}$ HNUMBER Q OPS TESTED =, 12)	
ISN 0085	800 FURMATIZZH MAX A OPS ISS/CYCLE =, 12, 5X,21HMAX X OPS ISS/CYCLE =,	
	X I2, 5X,21HMAX Q OPS ISS/CYCLE =, I2)	
ISN 0086	900 FDRMAT(22H MINIMUM Q-MEM DELAY =,F4.1)	
ISN 0087	901 FORMAT(22H NUMBER OF BOMS =,I2)	
I 2N 0088	910 FURMAT(22H NUMBER BRANCH REGS =, 12, 5X, 21HNUMBER UF SKIP REGS =,	
ISN 0089	X I2, 5X,21HSIZE OF DO TABLE =,I2) 920 FORMAT(22H NUMBER OF PSC REGS =,I2)	
ISN 0090	930 FORMAT(22H NUMBER DISP BUSES =, 12)	
ISN 0091	940 FORMATIZZH MAX A OPS DSP/CYCLE =,12, 5X,21HMAX X OPS DSP/CYCLE =,	
	X 12)	
ISN 0092	1000 FURMAT(66H A FACILITIES FAI FA2 FM FD IA IM ID C X L S)	
ISN 0093	X L S) 1001 FORMAT(16H REP TIME = ,15(3X12))	
ISN 0094	1002 FORMAT(16H DELAY TIME = $,15(3X12)$)	
ISN 0095	1003 FORMAT(16H INBUS = +15(3x12))	
ISN 0096	1004 FORMAT(16H OUTBUS = ,15(3X12))	
ISN 0097	1005 FORMAT(16H BOX = ,15(3X12))	
ISN 0098	2000 FORMAT(66H X FACILITIES EA1 EA2 L S M D XA C X SP)	
ISN 0099	3333 FORMAT(19H TIME/DATE OF RUN =,2(1XZ8))	
ISN 0100		
	282	
L.C	onway	
	hives	
AIC		

reggéres.

EVEL 5 DEC 66		DATE	YS/360 FORTE	RAN H	· · · · · · · · · · · · · · · · · · ·	DATE 67.144/09.18.12	
COMPILE	R OPTIONS - NAME	= MAIN, DPT=0	2.LINECNT=50.S	SOURCE, EBCDIC.	NOLIST, DECK, LOAD,	MAP • NOFDIT • NOID	
				÷			
ISN 0002 ISN 0003	SUBROUTINE X						
ISN 0004	COMMON	TIME,	IPAR1,	IPAR2,	IPAR3,		
130 0004	A AINPT,	NABUF,	ABUS(50),	XINPT,	NXBUF,		
	B XBUS(50),	IFADD,	IFDST,	IFRTN,	BRXP,		
· · · · · · · · · · · · · · · · · · ·	C BRAP,	ER(8),	BE(8),	ET(8),	NBBUF,		
	D AHOLDT,	XHGLDT,	AFRCT,	XFRCT.	BOSC,		
	E BNUP,	XEP,	AEP,	PH1(100),	PRINT,		
	F FSTADD,	NODOT,	NOPSC,	NDBUS,	NADSP,		
	G NXDSP				· · · · · · · · · · · · · · · · · · ·		
ISN 0005	COMMON/RLS/	FIRST,	NAREGS,	NXREGS,	NABUS,	·	
	A NXBUS,	STATS,	ACON,	XCON,	AEMP,		
	B XEMP,	MXC,	AFULL(12),	XFULL(12),	AGD(12),		
	C XGO(12),	NAGO,	NXGO,	NATEST,	NXTEST,		
	D NAFAC+	NXFAC,	ABUSYZ,	ABUSY(200),			
	E XBUSY(200),		0),XBUFF(12,10				
	F XSOR(12,200				AFAC(12,15),		
	G XFAC(12,15)			XFACSC(4,15,	20),XREI, LO),XFIBUS(15),		
					20),AFIBUS(15),		
	J AFDLY(15),			XFOBUS(15),			
	K ABUPSZ,	ABUPS(200),			XBUFUL(200),		<u> </u>
	L Q(16,16),	SDBA(32,2),		NQTEST,	NQGC,		
······	M QINPT,	QCON,	QEMP,	MBUSY,	MFREE,		
	N LOAD,	MEMDLY,	MEMORY(16),	NBOX,	EAV,		
	D MXTIME,	OUTLVL,	IQ(4,16),	RTN,	LONGBR,		
	P SR(8),	ST(8),	SKXP,	SKAP,	NSBUF,		
	Q APASS(200),	XPASS(200),	OUT(2),	JOB(6),	SSTOP,		
	R MEMCNT(16),	ABOX(15),	ABXBSY(10),	XBOX(15),	XBXBSY(10)		
ISN 0006	COMMON/RLS/	LAST					
ISN 0007	INTEGER OUT					· · · · · · · · · · · · · · · · · · ·	
ISN 0008	REAL MEMDLY,	MXTIME					
ISN 0009	REAL TIME						
C			S CUT OF ORDER	R WITH BOM INT	LK.		
<u> </u>		RES IN ORDER.			·····		
ISN 0010		CON,TIME+1.0,					
ISN 0011		MP,TIME+0.8,	0,0,0)				
ISN 0012 ISN 0013	NGD=0						
ISN 0013	$\frac{DO \ 1}{1 \ Q(1,16)=0} I = 1, NQB(1,16) = 0$						
ISN 0014 ISN 0015	DD 100 INS=1	NOTEST					
ISN 0015		EQ.0) GO TO 1	00				
ISN 0018	IF(INS_EQ.1)						
ISN 0020	INSM1=INS-1						
ISN 0021	DO 10 I=1,IN	5M1					
C			D SAME BOM, NO)GO			
ISN 0022	IF((Q(I,6).E(Q.Q(INS,6)).A	ND. (Q(I,16).EC	(.1)) GO TO 10	00		
C			AME WORD, NOGO]		Arrest Constant Constant	
ISN 0024		Q(INS,7)) GO					
2	83						
L.Conw	ay I		· · · · · ·		· · · · · · · · · ·		
Archive	• •						
a /~	70 8						

() ()

	PAGE	002
	C IF STORE AND PREV NOGO STORE, NOGO	502
ISN 0026	IF(Q(INS,3),NE,1) GQ TQ 10	
ISN 0028	IF((Q(1,3).EQ.1).AND.(Q(1,16).EQ.0)) GO TO 100	· •
ISN 0030	10 CONTINUE	
	C IF STORE AND DATA NOT AVAIL, NOGO	
ISN 0031	11 IF((Q(INS,3).EQ.1).AND.(Q(INS,9).EQ.0)) GC TO 100	
	C MARK GO	
ISN 0033	Q(INS,16)=1	
ISN 0034 ISN 0035	NGO=NGO+1 IF(NGO.GT.NQGU) GO TO 101	
ISN 0035	100 CONTINUE	
ISN 0038	101 CONTINUE	
1011 0000	C TEST INS FETCH REQ FOR ISSUANCE	
ISN 0039	DO 200 II=1,4	
ISN 0040	IF(IQ(II,1).EQ.0)G0 TO 200	
	C COMPARE BOM REQD AGAINST GO DATA REQSTS	
ISN 0042	DO 150 ID=1,NQBUF	
ISN 0043	IF((IQ(II,6).EQ. Q(ID,6)).AND.(Q(ID,16).EQ.1)) GO TO 200	
ISN 0045	150 CONTINUE C MARK INS FETCH REQ GO	
ISN 0046	C MARK INS FETCH REQ GO IQ(II,16)=1	
ISN 0048	200 CONTINUE	
ISN 0048	RETURN	
ISN 0049	END	
•		
		· · · · · · · · · · · · · · · · ·
	284	
L.C	Dnway	
	hlves	
β Δι~		

, A


			Balanta da Antonio de Antonio				a and the second second		
LEVEL SI DEC 44		DATES	YS/360 FORT	ran H		DAT	E 67.138/00.	14-56	
COMPILER	OPTIONS - NAME=	MAIN, OPT=02	,LINECNT=50,	SOURCE,EBCDIC	NOLIST, DECK, LO	AD,MAP,NOEDIT	,NOID		
ISN 0002 ISN 0003	SUBROUTINE XQ	GER#2(A-Z)						، مرکز ان	
ISN 0004	COMMON A AINPT.	TIME, NABUF,	IPAR1, ABUS(50),	IPAR2, XINPT,	IPAR3, NXBUF,				
S. (2.5.0) (1976) SYL299, SEL29 BLUE WE TRANK M. CHROUTEN WEIGHTLE WEICH FOUND THE DAMAGE METHOD AND WEIGHTLE	B XBUS(50),	IFADD, ER(8),	IFDST, BE(8),	IFRTN,	BRXP, NBBUF,		00010000000000000000000000000000000000	² M Methodology and a second s second second s second second s second second se	5 20
	C BRAP, D AHOLDT,	XHOLDT,	AFRCT,	ET(8), XFRCT,	BOSC,	er (1955) an Olivia, De MANDARD Bando de Tribuia da casa de serve com a		an a	1000
	E BNOP, F FSTADD, G NXDSP	XEP, NODOT,	AEP, Nopsc,	PH1(100), NDBUS,	PRINT; NADSP;				Alla Sec
ISN 0005	COMMON/RLS/	FIRST,	NAREGS .	NXREGS,	NABUS,			n, maa kuu la waxayeensi soo sina awan aksina heensi	
	A NXBUS, B XEMP,	STATS, MXO,	ACON, AFULL(12),	XCON, XFULL(12),	AEMP, AGO(12),				1
	C XGO(12), D NAFAC,	NAGO, NXFAC,	NXGO, ABUSYZ,	NATEST, Abusy(200),	NXTEST, XBUSYZ,				LLUI B
	E XBUSY (200),	ABUFF(12,100),XBUFF(12,1	00),ASOR(12,20)0),				8
	F XSOR(12,200) G XFAC(12,15),			00), XFACSC(4,15;	AFAC(12,15), 20),XRET,				
	H ABUSSC(4,10,	20),AIBBSY(10),XBUSSC(4,1	0,20),XIBBSY()	LO),XFIBUS(15),	n - s etak polanti ile shkiki ilanakade se ona oo ikt	Severation - Sent attended miller	na se an	1977 -
	J AFDLY(15),	The second s		XFOBUS(15),	NSLOT,	이 이 가 가 가 가 가 가 가 가 다. 이 아이			
	K ABUPSZ, L Q(16,16),	and the second second the result of the second s	XBUPS(200), NOBUF,	ABUFUL (200)	XBUFUL(200), NGGD,				
	M QINPT,	SDBA(32,2), QCON,	QEMP,	MBUSY,	MFREE.				
	N LOAD, O MXTIME,	MEMDLY, OUTLVL	MEMORY(16), IQ(4,16),	NBOX, RTN,	EAV, LONGBR,				
	P SR(8),	ST(8),	SKXP,	SKAP,	NSBUF,	·····································			
	Q APASS(200), R MEMCNT(16),	XPASS(200), ABOX(15),	OUT(2), ABXBSY(10),	JOB(6), XBOX(15),	SSTOP; XBXBSY(10)	an an an Araba an an Araba an Araba. An Araba an		n an 197 na stàite anna.	20138
ISN 0006	COMMON/RLS/	LAST		- · · - •					
ISN 0007 ISN 0008	INTEGER OUT	XTIME							33
ISN 0009 ISN 0010	REAL TIME DIMENSION COD	F(12)							101
ISN OOID ISN OOII	DATA CODE/1H1	 A. Carriero and S. S. Sterney and S. Sterney and R. S. Salari, "A static static state of the state of the state of the state of the sta	1H5,1H6,1H7,	1H8,1H9,1HA,1H	HB, 1HC/		e alla an an Arthan Ann	s a seide a construction de la cons	ः
C C									Б
ISN 0012	ISSU DO 100 INS=1,	E GO DATA REQ Nobue					ې د ۲۰۰۵ نو. د دې د د د د د د د د د د د د د د د د د		
ISN 0013	5 IF(Q(INS,16).	EQ.0) GO TO 1							
ISN 0015 C	IF(Q(INS,8). ISSU	EQ.O) GO TO 1 E INS TO MEMO							
ISN 0017	BOM=Q(INS,6)		-	i i nanstattattattattattattattattattattatta	ana Stoffe a Start (, a : www.sair) a in art - , , , , ,	 41 - 74 - 17 - 18 - 18 - 18 - 18 - 18 - 18 - 18	n na antara antara di sangé na antargéti, na prasidente d	a an	1.96
ISN 0018 , ISN 0019	DEST=Q(INS,15 A=Q(INS,4)	F			1. 가슴 가슴 가슴 가슴 가슴 가슴. 1. 가슴 가슴 가슴 성요 : 2. 가슴 가슴				10 10
ISN 0020	X=Q(INS,5)	121 <u>7. x</u> 1		ANGAL .					
ISN 0021 ISN 0022	L=Q(INS,1) Memcnt(Bom)=M	EMCNT(BOM)+1							
ISN 0023	CALL CAUSE(MB		LY-3.0,BOM,L	,0)	a affaalling antoning naistele oo na oo soo soo			alan Kanazartan Ingelang Tanagang Tanun an	
285									
L. Conway									28 F
Archives									
Linomitos	4			C. 190 (192 (192 (193 (193 (193 (193 (193 (193 (193 (193					
	and the second secon	 A martin monotone and the second secon	ika hurang menang sang panang pang pang pang pang pang pang	nahihan sa yang sa dalam sa	n fra skonstruktur (* 1997).	in which the rule is the th	where is a sure included the standard states	a nadita na internet na na na mana ang ang ang ang ang ang ang ang ang	-NSBAGHR

			×	
9				
3	ISN 0024	CALL CAUSE (HFREE IT IME+HEMDLY-2.1.BOM.0.0)	PAGE DO2	
	ISN 0025	IF LOAD, CAUSE DEST LOAD IN MEMDLY CYCLES IF(Q(INS,2).EQ.1)CALL CAUSE(LOAD,TIME+MEMDLY-1.0,DEST,A,X) Remove ins from Queue		
9	ISN 0027	QINPT=QINPT=I M=NQBUF=1		
0	ISN 0029 ISN 0031	IF(INS,EQ.NQBUF) GO TO 31 DO 30 I=INS,M		
Ð	ISN 0032 ISN 0033	DO 30 $J=1,16$ Q(I,J)=Q(I+1,J)		
-		CONTINUE		
0	ISN 0036 ISN 0037	DO 32 J=1,16 Q(NGBUF,J)=0		
Э	ISN 0039		an 1941 - Jan - Lawa 2011 - Inan Amerika Jacob di Tana sa sana sa	
	ISN 0040 100 C	CONTINUE		
9	C ISN 0041	ISSUE GO INS FETCH REQ TEST , DO 200 II=1,4		
0	ISN 0041 ISN 0042 ISN 0044	IF(IQ(II,1),EQ.0) GO TO 200 IF(IQ(II,1),EQ.0) GO TO 200		가 있었다. - 바람이 가 가 같은 것 같은 것 같은 것 같이 다.
0	LSN 0046	ISSUE REQ BOM=IQ(I[+6)		
Ŭ	ISN 0047 ISN 0048	DEST=IQ(II,15) L=IQ(II,1)		
8	ISN 0049 ISN 0050	MEMCNT(BOM)=MEMCNT(BOM)+1 CALL CAUSE(MBUSY,TIME+MEMDLY-3.0,BOM,L,0)		
0	ISN 0051 C	CALL CAUSE(MFREE,TIME+MEMDLY-2.1,BOM,0,0) ZERO POSN IN IQ		
		D0 150 I=1,16 IQ(II,I)=0		
0	C ISN 0054	IF LAST OF 4 INS FETCH REQSTS, CAUSE RTN DO 160 I=1,4		
0	ISN 0055 ISN 0057 160 ISN 0058	IF(IQ(I,1).NE.O) GO TO 200 CONTINUE CALL CAUSE(RTN,TIME+MEMDLY-1.0,DEST,0,0)		
o		CONTINUE		
Ŭ	nan <mark>s</mark> eve s trinin seres constant. Sy 1 .3 €+%CC sche ber sé≜, c.5	FILL IQ IF EMPTY AND INS REQ PRESENT ON INTERFACE		
θ	ISN 0060	FIRST TEST IF IQ EMPTY D0 250 II=1+4		
0	ISN 0061 ISN 0063 250	IF(IQ(II,1).NE.0) GD TO 400 CONTINUE		1
		TEST IF REQ PRESENT IF(IFDST-EQ.0) GO TO 400		
9	ISN 0066	EILL IQ BOM=MOD(IFADD,NBOX)+1		
8			an an an an tha an	
0	Z86			
_	L. Conway	an ann a' ann a' ann a'	n an	
8	Archives			
9				

ISN 00 ISN 00 ISN 00 ISN 00	068 IQ(II,1)=CO 069 IQ(II,6)=BO 070 IQ(II,7)=IF	DE(IFDST) M+II-1 ADD		PAGE 003	
ISN 00 ISN 00 ISN 00 ISN 00 ISN 00 ISN 00	072 300 CONTINUE C ZE 073 IFADD=0 074 IFDST=0	FUSI Ro Interface			
ISN OG ISN OG ISN OG	076 RETURN		ing no span in y y a statement in the statement of the		
 do Mini Minago, en do aspecto Halapano do aspecto Managono Halapano do aspe					
n en solar en en solar de la solar de l Solar en la solar de la sola	an na na na haifi an	an Bulan an 1995 anns an air Machanaldolada an siddin gans a' san a' sananan Tul Annaran a sananasa.	andan talanan sala ku		
n (1999) an an ann an ann an ann an ann an ann an a		an a			
	(1) A REAL AND A R R R R R R R R R R R R R R R R R R R		الي و وي المعالم المعالم المحالي المحالي و وي المحالي و وي المحالي المحالي (المحالي المحالي المحالي المحالي و وي المحال المحالي المحالي (المحالي المحالي و المحالي و وي المحالي و		
	L. Conway				
	Archives				

2.5.8 VDWNOY ADWIOS
BLENTL' D' Sur s
BLCU - contant
BLCU ' BLCU' ENDRASS'

Current MPM-MQ interface:	
<u>C</u> Variables: Q (1616) SDBA (32,2) NQ 60 F NQ 7ES7 NQ 60	
QINPT MEMDLY	
MEMORY (16)	
NBOX IQ (4,16) MEMENT (16) (STOR CONDA)	
EVENTS-CANATION	
-1 .8 .9	
RCON MERE QEMP	
RTN Meusy LOAD EAV	
XEON tost for availability of D space, as one of the interious.	
XEMP IF GO 415, Place on the interface	
ACAN STARE A KEET IN DEDER, INTLIC ON BUS	
AEMP PLACE MATA ON INTERPACE	
L. Conway Archives	



2010 Call. 10

				A B	COMMON AINPT, XBUS(50),	TIME, Nabuf, Ifadd,	IPAR1, ABUS(50), IFDST,	IPAR2, XINPT, IFRTN,	IPAR3, NXBUF, BRXP,						
						ER(8), XHOLDT,	AFRCT,	ET(8), XFRCT,	BOSC,					•	=
				F	FSTADD,	XEP, NODOT,	AEP, NOPSC,	PH1(100), NDBUS,	PRINT, NADSP,						
I	SN 000	5			COMMUN/RLS/	FIRST, STATS.	NAREGS , ACON.	NXREGS, XCON,	NABUS, AEMP,						
			n da turun	B	XEMP,	MXO,	AFULL(12),	XFULL(12),	AGO(12),						11
:	n di Gradini			D	NAFAC, XBUSY(200),	NXFAC, ABUFF(12,100)	ABUSYZ, ,XBUFF(12,10	ABUSY(200), 0),ASOR(12,20				٠ ÷ · ·			
				н	XFAC(12,15), ABUSSC(4,10,	AFACSC(4,15,2 20),AIBBSY(10)	20),ARET,),XBUSSC(4,10	XFACSC(4,15, ,20),XIBBSY(1	20),XRET, 0),XFIBUS(15),	· •					÷.,
				. J	AFDLY(15),	XEDLY(15), ABUPS(200),	AFOBUS(15), XBUPS(200),	XFOBUS(15),	NSLOT,						
				H	QINPT.	SDBA(32,2), QCON, MEMDIY,	NQBUF, QEMP, MEMORY(16),	NQTEST, MBUSY, NBOX,	NQGD, MFREE, FAV.						
	er y er med et			C	MXTIME,	OUTLVL.	IQ(4,16),	RTN,	LONGBR,			- anna an a	an a		
		_		R	APASS(200), MEMCNT(16),	XPASS(200), ABOX(15),	OUT(2), ABXBSY(10),	JOB(6), XBOX(15),	SSTOP, XBXBSY(10)						
I	SN 000	7	bar cart		INTEGER OUT							·	nov version in ministration many sub-		·
			C		REAL MEMDLY,M REAL TIME	XTIME									
					ENTRY XMBUSY BOM=IPAR1										
I	SN 001	2			L=IPAR2										
			c										·		
			C		ENTRY XMEREE										
						EMCNT(BOM)-1	.,,								
					MEMORY (BOM)=0 RETURN									· . · · · .	
			C						na Nara ang Karatan kar						
I	SN 002	1			DEST=IPAR1		-								
	SN 002	2			IF (ABUPS(DEST).NE.1) GU TU	9		Moard Surf ve						
		Z	91												
	L.C	ony	vay												
	Are	hlv	00												
		ISN 000 ISN 000 ISN 000 ISN 000 ISN 000 ISN 000 ISN 000 ISN 000 ISN 001 ISN 002 ISN 002 ISN 002 ISN 002 ISN 002 ISN 002	ISN 0002 ISN 0003 ISN 0004 ISN 0004 ISN 0005 ISN 0005 ISN 0007 ISN 0008 ISN 0007 ISN 0008 ISN 0009 ISN 0010 ISN 0010 ISN 0012 ISN 0013 ISN 0014 ISN 0014 ISN 0014 ISN 0014 ISN 0017 ISN 0016 ISN 0017 ISN 0018 ISN 0020 ISN 0020 ISN 0022 Z L. CONW	ISN 0002 ISN 0003 ISN 0004 ISN 0005 ISN 0005 ISN 0007 ISN 0007 ISN 0008 ISN 0009 C ISN 0010 ISN 0011 ISN 0012 ISN 0013 ISN 0013 ISN 0014 C ISN 0016 ISN 0017 ISN 0018 ISN 0018 ISN 0019 C ISN 0020 ISN 0021 ISN 0022 ISN 0021 ISN 0022 ISN 0022	ISN 0002 ISN 0003 ISN 0004 ISN 0005 ISN 0005 ISN 0006 ISN 0006 ISN 0007 ISN 0008 ISN 0009 C ISN 0012 ISN 0012 ISN 0013 ISN 0014 C ISN 0014 C ISN 0015 ISN 0014 C ISN 0017 ISN 0017 ISN 0018 ISN 0017 ISN 0018 ISN 0019 C ISN 0018 ISN 0020 ISN 0020 ISN 0021 ISN 0021 ISN 0021 ISN 0022 Z91 L. Conway	ISN 0003 ISN 0004 A AINPT, B XBUS(50), C BRAP, D AHOLDT, E BNOP, F FSTADD, G NXOSP ISN 0005 ISN 0005 COMMON/RLS/ A NXBUS, B XEMP, C XG0(12), D NAFAC, E XBUSY(200), F XSOR(12,200) G XFAC(12,15), H ABUSS(4,10,) I AOBUS(12,10) J AFDLY(15), K ABUPS2, L Q(16,16), M QINPT, N LOAD, O MXTIME, P SR(8), Q APASS(200), R MEMCNT(16), COMMON/RLS/ I AOBUS(12,10) J AFDLY(15), K ABUPS2, L Q(16,16), M QINPT, N LOAD, O MXTIME, P SR(8), Q APASS(200), R MEMCNT(16), COMMON/RLS/ ISN 0006 REAL MEMDLY,M REAL TIME C ISN 0010 ISN 0012 ISN 0012 ISN 0012 ISN 0014 RETURN C ISN 0015 C ISN 0016 C ISN 0017 MEMORY(180M)=L ISN 0018 MEMORY(180M)=D ISN 0019 C ISN 0020 ISN 0021 IF (ABUPS(DEST Z91 L. CONWOY	ISN 0002 ISN 0004 ISN 0004 ISN 0004 ISN 0004 COMMON TIME, A AINPT, NABUF, B XBUS(50), IFADD, C GRAP, ER(B), D ANGLDI, XHOLDT, E BNOP, XEP, F FSTADD, NUDDT, G NXDSP ISN 0005 COMMUN/RLS/ FIRST, A NXBUS, STATS, B XEMP, MXO, C XGO(12), NAGO, D NAFAC, NXFAC, E XBUSY(200), ADEST(12,200) G XFAC(12,15), AFACSC(4,15, H ADUSSC(4,10,20), ADEST(12,200) G XFAC(12,15), XAGUS(12,10) J AFDLY(15), XGDUS(12,10) J AFDLY(16), ADD(15), XGDUS(12,10) ISN 0006 REAL MEMDLY,MXTIME ISN 0012 ISN 0012 ISN 0013 MEMORY(160M)=L ISN 0014 C ISN 0014 C ISN 0015 C ISN 0016 C ISN 0017 MEMORY(160M)=C ISN 0018 MEMORY(160M)=C ISN 0019 C ISN 0020 ISN 0021 ISN 0021 ISN 0022 IF(ABUPS(DEST),NE.1) GO TO Z9 [L CONWGY	ISN 0002 ISN 0003 ISN 0004 ISN 0004 ISN 0004 ISN 0004 ISN 0004 ISN 0004 ISN 0004 ISN 0004 ISN 0004 ISN 0005 ISN 0006 ISN 0006 ISN 0005 ISN 00	ISN 0002 ISN 0003 ISN 0004 COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON	ISN 0002 SUBROUTINE SRQ ISN 0003 IMPLICIT INFECERT21A-21 ISN 0004 CQMAON ISN 0004 CQMAON ISN 0004 CQMAON ISN 0005 CQMAON ISN 0006 CQMAON ISN 0007 IFRI, NABUF, ABUS(50), XINFT, NXBUF, BRAP, EARS), BERSI, IFRIN, BRAP, EARS), CARACT, BERSI, NABUS, WADS ISN 0005 OBRAP, EARS), EARS, AFP, PHILION, PRINT, FSTADD, NODOT, NOPSC, NOBUS, MADSS, MADSS, COMUNARS/ FIRST, NAREGS, NXERES, MABUS, COMUNARS/ SIGO, SUFFILIZ, ADUSZ, AERS, NABUS, COM, AERP, SIGO, SUFFILIZ, ADUSZ, AERS, NASO, AERP, SIGO, SUFFILIZ, ADUSZ, AERS, NASO, AERP, AERS, ANDE, SIGO, SUFFILIZ, ADUSZ, ADUFFILIZ, ADUSZ, ADUSZ, ADUFFILIZ, ADUSZ, ADUSZ, ADUFFILIZ, ADUSZ, ADUFFILIZ, ADUSZ, ADUSZ, ADUFFILIZ, ADUSZ, ADUSZ, ADUFFILIZ, ADUSZ, ADUSZ, ADUSZ, ADUFFILIZ, ADUSZ, ADUSZ, ADUFFILIZ, ADUSZ, ADUSZ, ADUSZ, ADUF, ADUSZ, ADUSZ, ADUFFILIZ, ADUSZ, ADUSZ, ADUSZ, ADUFFILIZ, ADUSZ, ADUSZ, ADUSZ, ADUFFILIZ, ADUSZ, ADUSZ, ADUFFILIZ, ADUSZ, ADUSZ, ADUSZ, ADUFFILIZ, ADUSZ, ADUS	ISN 0002 SUBROUTINE SRQ ISN 0004 IMPLICIT INTEGREP2(A-2) ISN 0004 A AINPT. A AINPT. ABUSISOU, IFAD, IFDST, IFATN, BASH, MASUF, GAMAN, GAMAN, HUDDT, ABUSISOU, XINPT, MASUF, BASH, HUDDT, HERCT, FRACT, BOSC, DEMON, FEP, AEF, PHILIOO, PRINT, FF STADD, NODOT, NOPSC, NOBUS, NADSP, GAMON, KISS, FIRST, NAREGS, NAREGS, NARESS, MASUP, GAMON, KISS, FIRST, NAREGS, NAREGS, NAREST, NARES, ANSUS, STATS, ACCON, ACCON	ISM 0002 ISM 0004 ISM 0004 ISM 0004 IMPLICIT INFEGREZIA-ZF ISM 0004 IMPLICIT INFEGREZIA-ZF ISM 0004 ISM 0004 IMPLICIT INFEGREZIA-ZF ISM 0004 ISM 0005 ISM	ISM 0002 ISM 0004 IMPLICIT INFEGRE2(A-2) ISM 0004 IMPLICIT INFEGRE2(A-2) ISM 0004 A AINPT, MABUF, ABUS, IPAR2, IPAR3, MABUF, A AINPT, MABUF, ABUS, NINT, MABUF, A AINPT, MABUF, ABUS, NINT, MABUF, C ARAF, O, EARI, HEIGH, HEIGH, TITA, MABUF, D ANCLDI, KHULDT, AFRCT, XFRCT, BOSC, E BAOF, XEP, AEF, PHILIOO), PRINT, F FSTADD, MODDI, NOPSC, NOBUS, NADSY, MABUS, STATS, ACON, CALL, NADSY, ABUS, AADSY, B SCOTT, NAGO, MAC, MABUS, MABUS, B SCOTT, NAGO, MAC, MABUS, AADSY, ABUSY, ABUSY, B SCOTT, D NAFGO, MAC, ABUSY, ABUSYLOO, XBUSYL, E SOGITZ, NAGO, MACG, ABUSYL, ADUSYLOO, XBUSYL, B SCOTT, D NAFGO, MACG, ABUSYL, ADUSYLOO, XBUSYL, B SCOTT, D NAFGO, MACG, ABUSYL, ADUSYLOO, XBUSYL, E SOGITZ, NAGO, MACG, ABUSYL, ADUSYLOO, XBUSYL, B SCOTT, 2001, ADSTIL12,2001, NEWIFF 112,1001, ASGRI 12,2001, SCOT, 115, J AFGUSTIS, AGUST, ADUST, ADUSYLOO, XBUSYL, H ABUSSCI, 10,201, AIBSYLI 12,2001, AFSUIT 115,200, AFBUSTIS), J AFGUSTIS, AGUST, ADUST, ADUST, ABUSYLO, XBUSYLO, AFFUSTIS), J AFGUSTIS, AGUST, AGUST, ADUST, ABUSYLO, XBUSYLO, AFFUSTIS), J AFGUSTIS, AGUST, AGUST, ADUST, ABUSYLO, XBUSYLO, XBUSYLO, AFFUSTIS), J AFGUST, STAB, SOGA, SZ,23, NEFT, XFACSCI, 415,201,AFFUSTIS), J AFGUST, STAB, G SUT, AGUST, ADUST, ABUSYLO, XBUSYLO, AFFUSTIS), J AFGUST, STAB, G SUT, AGUST, ADUST, J BASYLO, AFFUSTIS), J AFGUST, AGUST, AGUST, AGUST, AGUST, AGUST, AGUST, AFGUST, AGUST, J J AFGUST, STAB, G STAB, G SUT, AGUST, AGUST, AGUST, AGUST, AGUST, AGUST, J J AFGUST, STAB, G STAB, G SKAP, SKAP, NGBUF, SKAP, NGBUF, N CLAD, MEHOLY, MENDEY, KAAP, NGBUS, EAV, G AFASIZOO, REAL TIME ISM 0005 C ENTRY AMFAGE ISM 0016 C ENTRY AMFAGE ISM 0016 C ENTRY AMFAGE ISM 0017 C ENTRY AMFAGE ISM 0016 C ENTRY AMFAGE ISM 0016 C ENTRY AMFAGE ISM 0016 C ENTRY AMFAGE ISM 0017 C ENTRY AMFAGE ISM 0018 C ENTRY AMFAGE ISM 0016 C ENTRY AMFAGE ISM 0016 C ENTRY AMFAGE ISM 0017 C ENTRY AMFAGE ISM 0018 C ENTRY AMFAGE ISM 0019 C ENTRY AMFAGE ISM 0019 C ENTRY AMFAGE ISM 0019 C ENTRY AMFAGE ISM 0019 C ENTRY AMFAGE ISM 0020 C ENTRY A	ISN 0002 SUBROUTINE SAQ ISN 0004 IMPRICIT THREE ADDREE ADDREE </td <td>ISM 0002 SUBROUTIAE SAG ISM 0003 FORLIGIT INTEGRATIEST ISM 0004 FORLIGIT INTEGRATIEST ISM 0004 AINPT A SAUSTON, KINPT, NERUF, G KAAP, E CAIGO, FEDD, IFDST, IFRIN, BRAP, G KAAP, E CAIGO, AFGT, XINPT, NERUF, D ANGLI, XHOT, AFGT, XINT, NERUF, G KAOSP ISM 0005 CAMAPIT, SHOT, AFGT, XINT, NERUF, G KAOSP ISM 0005 COMMUNALSS FIRST, NAREG, NURUS, NABUS, A NERUS, SINT, ACON, NURUS, NABUS, A NERUS, SINT, ACON, NURUS, NABUS, A NERUS, SINT, ACON, NATEST, NAREGI, D MAAC, NKAG, ANSKO, NATEST, NATEST, A NERUS, SINT, AGON, NATEST, NATEST, D MAAC, NKAG, ABUFT(12.1001, ASUFT(12.2001, XUST2), E SAUSY12001, ABUFT(12.1001, ASUFT(12.2001, XUST2), A ANSSIG, 100, ABUFT(12.1001, ASUFT(12.2001), NURUS(15), I AOUST(12.100, ABUFT(12.1001, XUST(10.1001, ASUFT(12.2001), A AFGT(15), NAUST, AUST(10), FIENS(15), I AOUST(12.10, ADABUS(12.1001, ASUFT(12.2001), AUST(10), FIENS(15), I AOUST(12.10, ADABUS(12.1001, ASUFT(12.2001, ASUFT(12.2001), KINPS, ABUST, ABUFS, ABUST(10, SAUST (10, SAUST(10), FIENS(15), I AOUST(12.10, ADABUS(12.1001, ASUFT(12.2001, ASUFT(12.2001, NUTUR, ABUSS(12.10), ABUST(12.1001, ASUFT(12.2001, ASUFT(12.2001, NUTUR, ABUSS(12.10), ABUST(12.1001, ABUST(10), FIENS(15), I AOUST(12.10, ADUS(12.10), ABUST(10, ASUFT(10), ABUST, NUTUR, K ABUSTS(13, SAUST (13, SAUST (13, SAUST)), NUTUR, K ABUSTS(13, SAUST (13, SAUST (13, SAUST)), SAUST, I AOUST(12.10, ADUS(12.10), ABUST(13, SAUST, NEDUF, SAUST, SAUST, SAUST, SAUST, SAUST, SAUST, SAUST, N ADUST, ARASTING, ANGRA, ANGRA, NABUST, I SAUST, SAUST, ADUST, AARST, SAUST, SAUST, SAUST, I SAUST, ABUST, ADUST, AARST, SAUST, SAUST, N ADUST, ARASTING, ARAST, ASUST, SAUST, SAUST, N ADUST, ARASTING, ARAST, ARAST, SAUST, SAUST, SAUST, ARASTING, ARAST, AAUST, AARAST, SAUST, ASUST, N A</td>	ISM 0002 SUBROUTIAE SAG ISM 0003 FORLIGIT INTEGRATIEST ISM 0004 FORLIGIT INTEGRATIEST ISM 0004 AINPT A SAUSTON, KINPT, NERUF, G KAAP, E CAIGO, FEDD, IFDST, IFRIN, BRAP, G KAAP, E CAIGO, AFGT, XINPT, NERUF, D ANGLI, XHOT, AFGT, XINT, NERUF, G KAOSP ISM 0005 CAMAPIT, SHOT, AFGT, XINT, NERUF, G KAOSP ISM 0005 COMMUNALSS FIRST, NAREG, NURUS, NABUS, A NERUS, SINT, ACON, NURUS, NABUS, A NERUS, SINT, ACON, NURUS, NABUS, A NERUS, SINT, ACON, NATEST, NAREGI, D MAAC, NKAG, ANSKO, NATEST, NATEST, A NERUS, SINT, AGON, NATEST, NATEST, D MAAC, NKAG, ABUFT(12.1001, ASUFT(12.2001, XUST2), E SAUSY12001, ABUFT(12.1001, ASUFT(12.2001, XUST2), A ANSSIG, 100, ABUFT(12.1001, ASUFT(12.2001), NURUS(15), I AOUST(12.100, ABUFT(12.1001, XUST(10.1001, ASUFT(12.2001), A AFGT(15), NAUST, AUST(10), FIENS(15), I AOUST(12.10, ADABUS(12.1001, ASUFT(12.2001), AUST(10), FIENS(15), I AOUST(12.10, ADABUS(12.1001, ASUFT(12.2001, ASUFT(12.2001), KINPS, ABUST, ABUFS, ABUST(10, SAUST (10, SAUST(10), FIENS(15), I AOUST(12.10, ADABUS(12.1001, ASUFT(12.2001, ASUFT(12.2001, NUTUR, ABUSS(12.10), ABUST(12.1001, ASUFT(12.2001, ASUFT(12.2001, NUTUR, ABUSS(12.10), ABUST(12.1001, ABUST(10), FIENS(15), I AOUST(12.10, ADUS(12.10), ABUST(10, ASUFT(10), ABUST, NUTUR, K ABUSTS(13, SAUST (13, SAUST (13, SAUST)), NUTUR, K ABUSTS(13, SAUST (13, SAUST (13, SAUST)), SAUST, I AOUST(12.10, ADUS(12.10), ABUST(13, SAUST, NEDUF, SAUST, SAUST, SAUST, SAUST, SAUST, SAUST, SAUST, N ADUST, ARASTING, ANGRA, ANGRA, NABUST, I SAUST, SAUST, ADUST, AARST, SAUST, SAUST, SAUST, I SAUST, ABUST, ADUST, AARST, SAUST, SAUST, N ADUST, ARASTING, ARAST, ASUST, SAUST, SAUST, N ADUST, ARASTING, ARAST, ARAST, SAUST, SAUST, SAUST, ARASTING, ARAST, AAUST, AARAST, SAUST, ASUST, N A

م ر

	en Mala - An Mara Ara - An			an an aig T	er alpere de la composition de la compo											and a second
				- T					r							
)						eseren er					19 A A A A			PAGE 002	1 e j.w	
Э		ISN 00 ISN 00	26	U A	F(APASS(DEST) BUFUL(DEST)=1	.NE.0) GO T	08		U					PAGE UUZ		
9	genes generation and generation	ISN 00 ISN 00 ISN 00	28	8 4	ETURN BUSY(DEST)=0 PASS(DEST)=0		an a				 Sometication and the second secon second second sec	ga tang konserta Tang tang konserta				
ာ		ISN 00 ISN 00		9 X R	PASS(DEST)=0 (BUSY(DEST)=0 (ETURN			a da anti-a da anti-a da anti- a da anti-a da anti-a da anti- a da anti-a da anti- a da anti-a da anti- a da da anti- a da anti- a da da da da anti- a da da da da da da da			artista (m. 1997) 1990 - Statista (m. 1997) 1990 - Statista (m. 1997) 1990 - Statista (m. 1997)					
Э		ISN OO ISN OO	132 133	D	NTRY XRTN DEST=IPAR1	en en el gran en en source proposo con en es		a su ajer contento	••• •••••• ••••• §•• _••• •					augues no gro		
Ó		ISN OO ISN OO			FRTN=DEST ETURN											
C		ISN 00 ISN 00 ISN 00	37	D	NTRY XEAV 00 10 I=1,NQBU F(Q(I,8).EQ.1) CO TO 10										
0	an a	ISN 00 ISN 00 ISN 00)40)41	Q R	I(I,8)=1 ETURN CONTINUE	anna Katana ana ilay ilay ilay ilay	and in the second s Second second second Second second						an a			
-		ISN OO ISN OO)43)44	A B	=1 =20000									n vieta sittiin e	an di dati i	
O		ISN 00 ISN 00 ISN 00)46	C C R	=101 ALL TROUBL(A, RETURN	B,C)										
0		ISN OO	C		ND									instra i dei		
0		an a				t Herlinger in one med i som som		ana i gala na agama	ee oo naar ta'u ta'u ta'u ta'u ta'u ta'u ta'u ta'u						t gaat to to g	
0																
0			e e contractivas nativativas e		amerikan kasaran taku terderi S	en el las companyas de las	8955,1972, 1984 - 1995 - 1995							الحراب محروسين ا		
٩																
C																
Ð																
O				1991 - S. 199 - St			میں میں اور	n nga sa								
8																
Ð			in the control of the second	na name ana ang Keri S	n na manana karatara ta 1970		ντημανός της στημορίας το βολη του όπους στο στο									
0			292						adala ta ta a se se de a se se ana a							
			. Co <mark>nway</mark> Archives	/	1999 - ANG 1999 - ANG 1993 - ANG 1 Ang ang ang ang ang ang ang ang ang ang a		anti VGS (1997), sellis.								, 15 (Arvin (1997)).	
0										t ogledag og som en som en Som en som en						
199 9			an an ann an	anti sella suo	an her an	and the second	mana ang ang ang ang ang ang ang ang ang		an a				ann stàigte	(9), (1922), 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -		n gester tradition de la set

VEL 5 DEC 66	• ·	DATE	YS/360 FORTR	AN H		DATE 67.227/15.	09.44
COMPIL	ER OPTIONS - NAME	= MAIN,OPT=0	0.LINECNT=50.S	OURCE.EBCDIC.	NOLIST.DECK.LOAD.M	AP.NOEDIT.NOID	
ISN 0002	SUBROUTINE X						22 - 12 - 12 - 12 - 12 - 12 - 12 - 12 -
ISN 0003	IMPLICIT INT			······································			
ISN 0004	COMMON	TIME, •	IPAR1,	IPAR2,	IPAR3,		
	A AINPT,	NABUF,	ABUS(50),	XINPT,	NXBUF,		•
	B XBUS(50), C BRAP,	ER(8),	IFDST, BE(8),	IFRTN, ET(8),	BRXP, NBBUF,		
	D AHOLDT,	XHOLDT,	AFRCT,	XFRCT,	BOSC,		
	E BNOP,	XEP,	AEP,	PH1(100),	PRINT,		
	F FSTADD,	NODOT,	NOPSC,	NDBUS,	NADSP ,		
15N 0005	G NXDSP	FIRCT	NADECC	NYDECC	NADUC		
ISN 0005	COMMON/RLS/ A NXBUS,	FIRST, STATS,	ACON,	NXREGS, XCON,	NABUS, AEMP,		
	B XEMP,	MXO,	AFULL(12),	XFULL(12),	AGO(12),		
······································	C XGO(12),	NAGO,	NXGO,	NATEST,	NXTEST,		
	D NAFAC,	NXFAC,	ABUSYZ,	ABUSY(200),			
	E XBUSY(200),		0),XBUFF(12,10				
	G XFAC(12,15)		0),XDEST(12,20	XFACSC(4,15,	AFAC(12,15),		
					0),XFIBUS(15),		
					0), AFIBUS(15),		
	J AFDLY(15),			XFOBUS(15),	NSLOT,		
	K ABUPSZ,	ABUPS(200),			XBUFUL(200),		
	L Q(16,16), M QINPT,	SDBA(32,2), QCON,	QEMP,	NQTEST, MBUSY,	NQGO, MFREE,		
	N LOAD,	MEMDLY,	MEMORY(16),	NBOX,	EAV,		
	O MXTIME,	OUTLVL,	IQ(4,16),	RTN,	LONGBR,		
	P SR(8),	ST(8),	SKXP,	SKAP,	NSBUF,		
	Q APASS(200),			JOB(6),	SSTOP,		
	R MEMCNT(16),		ABXBSY(10),	XBOX(15),	XBXBSY(10)		
ISN 0006 ISN 0007	COMMON/RLS/ Integer out	LAST					
ISN 0008	REAL MEMDLY,	MXTIME	······································				
ISN 0009	REAL TIME						
ISN 0010	INTEGER INDE						
ISN 0011			SABUFF(12,100)				
			00),SABREG(32, 100),SXFAC(15,				
···· , , , , , , , , , , , , , , , , ,			SB(34,100),SS(
ISN 0012	DIMENSION BB	(2)					
ISN 0013	EQUIVALENCE						
ISN 0014	DIMENSION XM						
ISN 0015 ISN 0016	DIMENSION BS DATA SSYM/40		:0) ISR 4SR 5SR 6SR	TSR ASKYDSKA	P7		
ISN 0017					28E 38E 48E 5		• • • • • • • • • • • • • • • • • • •
	ABE 6BE 7BE 8	ET 1ET 2ET 3E			XHLTAHLTXFCTAF		
ten ooto '	BCTXEP AEP BO						
ISN 0018 ISN 0019	DATA XMN/20H DATA AMN/20H						
ISN 0019 ISN 0020	DATA AMN/20H DATA BLNK/2H						
		·····					
			· · · · · · · · · · · · · · · · · · ·		·····		
2	93				· · · · · · · · · · · · · · · · · · ·		
L. Conw							
1	·						
Archive	∋s ∦						

	PAGE 002	
	C DUTPUT LEVELS AS FOLLOWS C OUTLVL=O FULL DEBUG INCLUDED	3
	C OUTLVL=1 CYC/CYC INCLUDED	4
	C OUTLVL=2 FULL 100 CYC INCLUDED	\$
	C OUTLVL=3 MIN 100 CYC INCLUDED	9
	C FIRST TIME THRU, BLANK THE OUTPUT ARRAYS	
ISN 0021 ISN 0022	ABNORM=0 IF(TIME.GT.0.0) GD TO 60	6
ISN 0022	DO 50 INDEX=1,35800	Q
ISN 0025	50 BB(INDEX)=BLNK	
ISN 0026	60 CONTINUE	2
ISN 0027	CALL CAUSE(STATS,TIME+1.0,0,0,0)	
	C C PLACE PER CYCLE OUTPUT HERE	
	C PLACE PER CYCLE OUTPUT HERE	
	C OUTPUT PER CYCLE IF OUTLVL LE 1	
ISN 0028	IF (OUTLVL.GT.1) GO TO 100	
ISN 0030	WRITE(6,1000)TIME	
ISN 0031	100 CONTINUE	
ISN 0032	ITIME=TIME JT=MCD(ITIME,100)+1	
ISN 0033 ISN 0034	JT=MUD(TTTME,100)+1 IF(JT.NE.1) GO TO 2050	
ISN 0036	IF(TIME.EQ.0.0) GO TO 2050	
	c	
	C	
ISN 0038	2500 CUNTINUE	
ISN 0039	ITIME=TIME	
ISN 0040	BTIME=ITIME-MOD(ITIME,100)	
ISN 0041 ISN 0043	IF(MOD(ITIME,100).EQ.0) BTIME=ITIME-100 FTIME=ITIME-1	
ISN 0043	CALL TMTU(OUT(1))	
ISN 0045	WRITE(6,2610) BTIME, FTIME, (JOB(I), I=1,6), OUT(1), OUT(2)	
ISN 0046	WRITE(6,2611)	
ISN 0047	IF(OUTLVL.EQ.3) GO TO 888	
	C OUTPUT DISP REG AND PH1	
ISN 0049	WRITE(6,2630)	
ISN 0050 ISN 0051	WRITE(6,2640)(SPH1(1,T),T=1,100) WRITE(6,2641)(SPH1(2,T),T=1,100)	
ISN 0051	DO 90 I=1,8	
ISN 0053	J= I+2	
ISN 0054	90 WRITE(6,2622)I,(SPH1(J,T),T=1,100),I	
ISN 0055	WRITE(6,2630)	
ISN 0056	wRITE(6,2643)(SPH1(11,T),T=1,100)	
ISN 0057 ISN 0058	WRITE(6,2641)(SPH1(12,T),T=1,100) DD 91 I=1,8	
ISN 0059	J=I+12	
ISN 0060	91 WRITE(6,2622)I,(SPH1(J,T),T=1,100),I	
ISN 0061	WRITE(6,2630)	
ISN 0062	WRITE(6,2644)(SPH1(21,T),T=1,100)	
	294	
	Conway	
N A		

an she she d	an a				
		Line and the second			
3					PAGE 003
·I	N 0063	WRITE(6,2641)(S	PH1(22,T),T=1,100)		
1	N 0064	DO 92 I=1,8			
] I	N 0065	J=I+22			
	N 0066	92 WRITE(6,2622)I,	(SPH1(J,T),T=1,100),I		
1	SN 0067	WRITE(6,2630)			
) I	N 0068	WRITE(6,2645)(S	PH1(31,T),T=1,100)		
	N 0069		PH1(32,T),T=1,100)		
	SN 0070	DO 93 I=1,8 -			
,	SN 0071	J=I+32			
	N 0072		(SPH1(J,T),T=1,100),I		
	N 0073	WRITE(6,2630)			
	N 0074		PH1(41,T),T=1,100)		
	SN 0075	DD 94 I=42,80			
	N 0076	94 WRITE(6,2642)(S	PH1(I,T),T=1,100)		
) I	N 0077	888 CONTINUE			
			BRANCH CONTROLS		
-	N 0078	WRITE(6,2630)			
/	N 0079	I=1		1001	·····
	N 0080		YM(1),BSYM(2),(SB(1,T),T=1,	100)	
	SN 0081	DO 104 J=1,17,8			
,	N 0082	DO 104 K=1,NBBU	F		
	SN 0083	I=J+K-1	0.104		
	SN 0084 SN 0086	IF(I.EQ.1) GO T	U 104 YM(2*I-1),BSYM(2*I),(SB(I,T	T-1 1001	
	N 0087	104 CONTINUE	TM(2+1-17,03TM(2+17,130(1,1	7,1-1,1007	
	N 0087				
	N 0089	00 103 I=25,34	YM(2*I-1),BSYM(2*I),(SB(I,T	1 T-1 100)	
ј 1:	0003		SKIP CONTROLS	***===*******	
		L 001P01	SVIL CONTROLS		

) ____

)

)

)

)

)

)

Э

)

)

)

3

)

)

)

WRITE(6,2630)

ISN 0090

ISN 0091	WRITE(6,2647)SSYM(1),SSYM(2),(SS(1,T),T=1,100)	
 ISN 0092	DO 102 K=2,NSBUF	
ISN 0093	102 WRITE(6,2648)SSYM(2*K-1),SSYM(2*K),(SS(K,T),T=1,100)	
 ISN 0094	$D0 \ 101 \ \text{K=9,10}$	
 ISN 0095	101 WRITE(6,2648)SSYM(2*K-1),SSYM(2*K),(SS(K,T),T=1,100)	
	C OUTPUT ABUFF	
 ISN 0096	WRITE(6,2630)	
ISN 0097	I = 1	
ISN 0098	wRITE(6,2623)I,(SABUFF(1,T),T=1,100),I	
 ISN 0099	DO 110 I=2,NABUF	La construcción de la construcci
 ISN 0100	110 WRITE(6,2622)I,(SABUFF(1,T),T=1,100),I	
	C OUTPUT XBUFF	Entry Control of Contr
 ISN 0101	WRITE(6,2630)	
ISN 0102	I = 1	
 ISN 0103	WRITE(6,2624)I,(SXBUFF(1,T),T=1,100),I	
ISN 0104	DO 111 I=2,NXBUF	1
 ISN 0105	111 WRITE(6,2622)I,(SXBUFF(I,T),T=1,100),I	· · · · · · · · · · · · · · · · · · ·
	C OUTPUT A FACILITIES	
 ISN 0106	WRITE(6,2630)	
ISN 0107	I=1	

		• •	
	ISN 0108	WRITE(6,2631)AMN(I),I,(SAFAC(I,T),T=1,100),I	
12			
11			
10			
9		-	
8	Z	295	
7			
6	L. Con		
5	Archiv	NO2	
4	AICHIV		
3			
2			

οι н Z١

22

.

- 1

			PAGE 004	
,	ISN 0109	DO 108 I=2, NAFAC		5 3 4
	ISN 0110	108 WRITE(6,2635)AMN(1),I,(SAFAC(1,T),T=1,100),I		
	TCN 0111	C OUTPUT X FACILITIES		s
	ISN 0111 ISN 0112	WRITE(6,2630) I=1		
	ISN 0112 ISN 0113	WRITE(6,2632)XMN(I),I,(SXFAC(I,T),T=1,100),I		۷ ک
	ISN 0113	DO 109 I=2, NXFAC		
	ISN 0115	109 WRITE(6,2635)XMN(I),I,(SXFAC(I,T),T=1,100),I		6
	150 0115	C OUTPUT Q BUSY		01
	ISN 0116	WRITE(6,2630)		11
	ISN 0117	IF(OUTLVL.EQ.3) GO TO 889		21
	ISN 0119		· · ·	
	ISN 0120	WRITE(6,2633)I,(SQ(I,T),T=1,100),I		
	ISN 0121	DO 106 I=2, NQBUF		
	ISN 0122	106 WRITE(6,2622) I,(SQ(I,T),T=1,100), I		
		C OUTPUT IQ BUSY		
	ISN 0123	WRITE(6,2630)		
	ISN 0124	I = 1		
	ISN 0125	WRITE(6,2636)1,(SIQ(I,T),T=1,100),I		
	ISN 0126	DO 105 I = 2,4		10
	ISN 0127	105 WRITE(6,2622)I,(SIQ(I,T),T=1,100),I		1
		C OUTPUT MEM BUSY		R
	ISN 0128	WRITE(6,2630)		1
	ISN 0129	I = 1		
	ISN 0130	WRITE(6,2634)I,(SMEM(I,T),T=1,100),I		
	ISN 0131	DO 107 I=2,NBOX		
	ISN 0132	107 WRITE(6,2622) I,(SMEM(I,T),T=1,100),I		1
		C DUTPUT AREGS BUSY		
	ISN 0133	WRITE(6,2630)		
	ISN 0134	J=0		
	ISN 0135	I = 1		ļ
	ISN 0136	WRITE(6,2625)J,(SAREG(I,T),T=1,100),J		
	ISN 0137	DU 112 I=2,32		ļ
	ISN 0138	J=I-1		}
	ISN 0139	112 WRITE(6,2622)J, (SAREG(1,T),T=1,100), J		
		C OUTPUT ABU REGS BUSY		
	ISN 0140	WRITE(6,2630)		
	ISN 0141	J=0		
	ISN 0142	I=1		Ĺ
	ISN 0143	WRITE(6,2626)J,(SABREG(I,T),T=1,100),J		F
	ISN 0144	DO 113 I=2,32		Į
	ISN 0145	J=I-1		
	ISN 0146	113 WRITE(6,2622)J,(SABREG(I,T),T=1,100),J		l I
	TCN 0147	C OUTPUT XREGS BUSY		!
	ISN 0147	WRITE(6,2630)		ŧ
	ISN 0148 ISN 0149	J=0 I=1		¹
	ISN 0149 ISN 0150	1=1 WRITE(6,2627)J,(SXREG(1,T),T=1,100),J		
	ISN 0150 ISN 0151	DO 114 [=2,32		
	ISN 0151	J = I - 1		
	1311 0176			
12				
11				p
10				i.
9				
8		296		
7				
6	ι ι. Ο	Conway		1
5				
4		rchives		
3				
~				1

 $\frac{\partial f}{\partial t} = \frac{\partial f}{\partial t} \frac{\partial f}{\partial t} \frac{\partial f}{\partial t} = \frac{\partial f}{\partial t} \frac{\partial f}{\partial t}$

PAGE 005 114 WRITE(6,2622)J,(SXREG(I,T),T=1,100),J

an de la como

5 7 7 7 7 7 7 7 7 7 7 8 8 8 8 8 8 8 8 8
r 9 2 8 6 6 10 11 11 21
S 9 2 8 6 01 11 11 71
9 2 8 6 0 10 11 11 11 21
 :
l
i
l
La
[```
1
ļ
Ì
È
11.0
1
······
-
(;
· · ·
· · · · · · · · · · · · · · · · · · ·

n nyng

0		PAGE 006	
9	ISN 0197 201	CONTINUE	5
_		DO 206 I=1,NQBUF	3
\mathbf{O}		IF(Q(I,1).NE.O) RETURN	C C C C C C C C C C C C C C C C C C C
		CONTINUE DO 207 I=1,NBOX	9
A		IF(MEMCNT(I).NE.O) RETURN	۷
		IF (MEMORY(I).NE.0) RETURN	8
		CONTINUE	6
0		DO 208 I=1,NAREGS	01
	ISN 0209	IF (ABUSY(I).NE.O) RETURN	<u></u>
\sim		CONTINUE DO 209 N=1,NXREGS	
0	ISN 0212	IF(XBUSY(I).NE.O) RETURN	
		CONTINUE	
0		DC 202 I=1,NAFAC	
	ISN 0217	DO 202 J=1,NSLOT	
		IF(AFACSC(2,I,J).NE.0) RETURN	1
(\cdot)			
		DD 203 I=1,NXFAC DD 203 J=1,NSLDT	
0		IF(XFACSC(2,1,J).NE.C) RETURN	
9		CONTINUE	
	ISN 0226	DO 204 I=1,NABUS	e series
0		DO 204 J=1,NSLOT	
		IF(ABUSSC(2,I,J).NE.0) RETURN	
0		CONTINUE	[
\odot		DD 205 I=1,NXBUS DD 205 J=1,NSLOT	
	ISN 0233	IF(XBUSSC(2,1,J).NE.0) RETURN	
Θ			
-	С	STOP CONDITION TRUE. TERMINATE RUN.	1. A. 1
•	ISN 0236	SSTOP=1	
0	ISN 0237	GO TO 2500	
		FORMAT(6H TIME=,F6.2) FORMAT(1H1,17X,16HSIMULATED TIME =,15,3H T0,15,10X,	
0		16HINPUT PROGRAM = ,6A1,10X,	
0		16HREAL TIME/DATE =,2(1XZ8))	
	ISN 0240 2611	FORMAT(1H)	
0		FORMAT(18H ,I2,1X,100A1,I2)	ti dan sebagai dan seba
		FORMAT(18H A BUFFER ,12,1X,100A1,12)	
\vec{L}		FURMAT(18H X BUFFER , 12,1X,100A1,12)	
0		FORMAT(18H A REGS BUSY ,12,1X,100A1,12) FORMAT(18H ABU REGS BUSY ,12,1X,100A1,12)	·
		FORMAT(18H X REGS BUSY , I2, IX, 100A1, I2)	·
0		FORMAT(18H C BITS BUSY ,12,1X,100A1,12)	
-	ISN 0248 2629	FURMAT(18H CBU BITS BUSY ,12,1X,100A1,12)	
- 17 - 1		FORMAT(21X,101H0+1+2+3+5	
0		FORMAT(15H & FACILITIES ,A2,1X12,1X,100A1,12)	
	ISN 0250 2631 ISN 0251 2632	FORMAT(15H X FACILITIES , A2, $1 \times 12, 1 \times 100 \times 1, 12$)	
9	131 0251 2052		
	12		
	11		
\odot	10		
	298		
۲	7		
~.*	6 L. Conway		
	5 Archives		
\odot		<u> </u>	
	3		
63)	-		(* * * * * * *

na shekara a s

-

		3054071.2 C
6	ISN 0252 2633 FORMAT(18H MEMORY QUEUE (D) ,12,1X,100A1,12)	5 5
	ISN 0253 2634 FORMAT(18H MEMORY ,I2,1X,100A1,I2)	<u>د</u>
\bigcirc		7 S
		9
9	ISN 0257 2638 FORMAT(16H ,2A2,1X,100A1,2H +)	9 2
-	ISN 0258 2640 FORMAT(20H DSPX1 IB,1X,100A1,2H +)	8
0		<u> </u>
C	ISN 0261 2643 FORMAT(20H DSPX2 IB,1X,100A1,2H +)	<u>u</u>
\sim	ISH VEVE EVENTITE IN DEFAL IN TERLEVALYEN (21
Ο	ISN 0263 2645 FORMAT(20H DSPA2 IB,1X,100A1,2H +) ISN 0264 2646 FORMAT(20H PH1 +,1X,100A1,2H +)	
	ISN 0265 2647 FORMAT(16H SKIP CONTROL,2A2,1X,100A1,2H +)	
0	ISN 0266 2648 FORMAT(16H ,2A2,1X,100A1,2H +) ISN 0267 END	
	ISN 0267 END	
Θ	₩ m ≠ d , u	
0		
•		
0		
0		-1
		_
Θ		
		-
0		_
		1
0		
U		_
0		
U		
~		<u> </u>
\odot		
		-
Ú		
Θ		
Ô		
\bigcirc		
-		
9	12	
	11	
\odot	10	
	299	· .
\odot		
	L. Conway	
Θ	Archives	
<u> </u>	3	
9	2	****. *****
5 - F		F

LEVEL 5 DEC 66		DATE	YS/360 FORTR	RAN H	DATE 67.140/00.03.55	i
COMPILE	R OPTIONS - NAME	= MAIN,OPT=0	2,LINECNT=50,S	OURCE, EBCDIC,	NOLIST, DECK, LOAD, MAP, NOEDIT, NOID	
ISN 0002	SUBROUTINE S					
ISN 0003	IMPLICIT INT		10401	70403	10402	
ISN 0004	COMMON A AINPT,	TIME, NABUF,	IPAR1, ABUS(50),	IPAR2, XINPT,	IPAR3, NXBUF,	
	B XBUS(50),	IFADD,	IFDST,	IFRIN,	BRXP,	
	C BRAP,	ER(8),	BE(8),	ET(8),	NBBUF,	
	D AHOLDT,	XHOLDT,	AFRCT,	XFRCT,	BOSC,	
	E BNOP,	XEP,	AEP,	PH1(100),	PRINT,	
	F FSTADD, G NXDSP	NODOT,	NOPSC,	NDBUS,	NADSP,	
ISN 0005	COMMON/RES/	FIRST,	NAREGS,	NXREGS,	NABUS,	
	A NXBUS,	STATS,	ACON,	XCON,	AEMP,	
	B XEMP,	MXO,	AFULL(12),	XFULL(12),	AGC(12),	
	C XGO(12),	NAGD,	NXGO,	NATEST,	NXTEST,	
	D NAFAC,	NXFAC,	ABUSYZ,	ABUSY(200),)0),ASOR(12,20		
			0), XDEST(12,20		AFAC(12,15),	
	G XFAC(12,15)			XFACSC(4,15,		
	H ABUSSC(4,10	,20),AIBBSY(1	0),XBUSSC(4,10),20),XIBBSY(1	0),XFIBUS(15),	
					0),AFIBUS(15),	
	J AFDLY(15),	XFDLY(15), ABUPS(200),		XFOBUS(15), ABUFUL(200),		
and the second	K ABUPSZ, L Q(16,16),	SDBA(32,2),		NQTEST,	NQGO,	
	M QINPT,	QCON,	GEMP,	MBUSY,	MFREE,	
	N LOAD,	MEMDLY,	MEMORY(16),	NBOX,	EAV,	
	O MXTIME,	OUTLVL,	IQ(4,16),	RTN,	LONGBR,	
	P SR(8),	ST(8),	SKXP,	SKAP,	NSBUF,	
	Q APASS(200), R MEMCNT(16),	where the second s	ABXBSY(10),	JOB(6), XBOX(15),	SSTOP, XBXBSY(10)	
ISN 0006	COMMON/RLS/	LAST	ADAD31(107)	ADUAL 1914		
ISN 0007	INTEGER OUT					
ISN 0008	REAL MEMDLY,	MXTIME				
ISN 0009	REAL TIME					
ISN 0010	· · · · · · · · · · · · · · · · · · ·	the second s		,SXBUFF(12,10		
				,100),SCBIT(24 ,100),SQ(16,10		
			SB(34,100),SS			
ISN 0011	INTEGER#2 CY					
C		LS CYCLE POSI	TION IN OUTPUT	BUFFER		
ISN 0012	JT=CYCLE					
L C	ETI	L DISD DEC. DH	1, OUTPUT BUFF	= E D		
ISN 0013	DO 5 I=1,80	L DISF REGITA	LY COTFOI DOIT			
ISN 0014	5 SPH1(1,JT)=P	H1(I)				
C	FIL	L BRANCH CONT	ROL OUTPUT BUF	FER		
ISN 0015	DO 6 I=1,8					
ISN 0016 ISN 0017	SB(1,JT)=0 SB(1+8,JT)=0					
ISN 0018	SB(1+16,JT)=					
AUTO OVED	00(1:10)017-	-				
····· · · · · · · · · · · · · · · · ·				· · · · · · · · · · · · · · · · · · ·		
30	0					
L. Conwo	· · · · · · · · · · · · · · · · · · ·					
Archives						

ISN 0 ISN 0	D021 D023 D025 D026 D027 D028 D030 D032 D034 D036 D038 D044 D046 C D048 D049 D050 D053 D054 D055 D057	IF(ER(I).NE.0) SB(I,JT)=(IF(BE(I).NE.0) SB(I+8,JT) IF(ET(I).NE.0) SB(I+8,JT) IF(ET(I).NE.0) SB(I+16,JT) 6 CONTINUE DO 3 I=25,34 3 SB(I,JT)=0 IF(BRAP.NE.0) SB(25,JT) IF(BRAP.NE.0) SB(25,JT) IF(HOLDT.NE.0) SB(26,JT) IF(XHOLDT.NE.0) SB(28,JT) IF(AHOLDT.NE.0) SB(28,JT) IF(AFRCT .NE.0) SB(30,JT) IF(AFRCT .NE.0) SB(30,JT) IF(XEP .NE.0) SB(31,JT) IF(AEP .NE.0) SB(32,JT) IF(BOSC.NE.0) SB(34,JT) IF(BOSC.NE.0) SB(34,JT) IF(SKI).NE.0) SS(1,JT)=(4 CONTINUE SS(9,JT)=0 IF(SKAP.NE.0) SS(10,JT)=(SS(10,JT)=0 IF(SKAP.NE.0) SS(10,JT)=(IF(SKAP.NE.0) SS(10,JT)=(IF(SKAP.NE.	<pre>)=(BE(I)+240)*256 T)=(ET(I)+240)*256 T)=(ET(I)+240)*256)=(BRAP+240)*256)=(BRAP+240)*256)=(AHOLDT+240)*256)=(AHOLDT+240)*256)=(AFRCT+240)*256)=(AFRCT+240)*256)=(AEP+240)*256)=(BNOP+240)*256 OL OUTPUT BUFFER (SR(I)+240)*256</pre>		ΡΑ	GE 002	3 3 7 8 8 10 10 11
I SN O ISN O	D021 D023 D025 D026 D027 D028 D030 D032 D034 D036 D038 D044 D046 C D048 D049 D050 D053 D054 D055 D057	IF(BE(I).NE.0) SB(I+8,JT) IF(ET(I).NE.0) SB(I+6,JT) 6 CONTINUE DO 3 I=25,34 3 SB(I,JT)=0 IF1 BRXP.NE.0) SB(25,JT) IF(BRAP.NE.0) SB(26,JT) IF(BRAP.NE.0) SB(26,JT) IF(AHOLDT.NE.0) SB(27,JT) IF(AHOLDT.NE.0) SB(28,JT) IF(AFRCT .NE.0) SB(30,JT) IF(AFRCT .NE.0) SB(31,JT) IF(AFRCT .NE.0) SB(31,JT) IF(AEP .NE.0) SB(31,JT) IF(AEP .NE.0) SB(34,JT) IF(BODSC.NE.0) SB(34,JT) FILL SKIP CONTRO DO 4 I=1,8 SS(I,JT)=0 IF(SR(I).NE.0) SS(I,JT)=0 IF(SR(J).NE.0) SS(I,JT)=0 IF(SKXP.NE.0) SS(9,JT)=(S)	<pre>)=(BE(I)+240)*256 T)=(ET(I)+240)*256 T)=(ET(I)+240)*256)=(BRAP+240)*256)=(BRAP+240)*256)=(AHOLDT+240)*256)=(AHOLDT+240)*256)=(AFRCT+240)*256)=(AFRCT+240)*256)=(AEP+240)*256)=(BNOP+240)*256 OL OUTPUT BUFFER (SR(I)+240)*256</pre>				8 6 01
ISN 0 ISN 0	0023 0025 0026 0027 0028 0030 0032 0034 0036 0038 0040 0042 0044 0046 C 0048 0049 0050 0052 0053 0053 0055 0055	IF(ET(I).NE.O) SB(I+16,JT 6 CONTINUE DO 3 I=25,34 3 SB(I,JT)=0 IF(BRXP.NE.O) SB(25,JT) IF(BRAP.NE.O) SB(26,JT) IF(HOLDT.NE.O) SB(26,JT) IF(XHOLDT.NE.O) SB(28,JT) IF(XHOLDT.NE.O) SB(28,JT) IF(AHOLDT.NE.O) SB(30,JT) IF(AFRCT .NE.O) SB(30,JT) IF(AEP .NE.O) SB(31,JT) IF(AEP .NE.O) SB(32,JT) IF(BOSC.NE.O) SB(34,JT) IF(BOSC.NE.O) SB(34,JT) IF(BOSC.NE.O) SB(34,JT) FILL SKIP CONTRO DO 4 I=1,8 SS(I,JT)=0 IF(SR(I).NE.O) SS(I,JT)=0 IF(SK2P.NE.O) SS(9,JT)=(S) IF(SK2P.NE.O) SS(9,JT)=(S)	T)=(ET(1)+240)*256)=(BRXP+240)*256)=(BRAP+240)*256)=(XHOLDT+240)*256)=(AHOLDT+240)*256)=(AFRCT+240)*256)=(AFRCT+240)*256)=(AEP+240)*256)=(BNOP+240)*256)=(BNOP+240)*256 OL OUTPUT BUFFER (SR(1)+240)*256				8 6 01
ISN 0 ISN 0	D025 D026 D027 D028 D030 D032 D034 D036 D038 D040 D042 D046 C D044 D046 C D048 D046 C D048 D049 D050 D052 D053 D053 D055 D055 D057	6 CONTINUE D0 3 I=25,34 3 SB(I,JT)=0 IF(BRXP.NE.0) SB(25,JT) IF(BRAP.NE.0) SB(26,JT) IF(XHOLDT.NE.0) SB(27,JT) IF(XHOLDT.NE.0) SB(28,JT) IF(AHOLDT.NE.0) SB(28,JT) IF(AFRCT .NE.0) SB(30,JT) IF(AFRCT .NE.0) SB(31,JT) IF(AEP .NE.0) SB(32,JT) IF(BOSC.NE.0) SB(32,JT) IF(BOSC.NE.0) SB(34,JT) IF(BNOP.NE.0) SB(34,JT) FILL SKIP CONTRO D0 4 I=1,8 SS(I,JT)=0 IF(SR(I).NE.0) SS(I,JT)=0 SS(9,JT)=0 SS(10,JT)=0 IF(SKXP.NE.0) SS(9,JT)=(S))=(BRXP+240)*256)=(BRAP+240)*256)=(XHOLDT+240)*256)=(AHOLDT+240)*256)=(XFRCT+240)*256)=(AFRCT+240)*256)=(AEP+240)*256)=(AEP+240)*256)=(BNOP+240)*256 OL OUTPUT BUFFER (SR(I)+240)*256				8 6 01
ISN 0 ISN 0	D026 D027 D028 D030 D034 D036 D038 D040 D044 D046 C D048 D046 C D048 D049 D050 D053 D054 D055 D057	D0 3 I=25,34 3 SB(I,JT)=0 IF{ BXP.NE.0) SB(25,JT) IF(BRAP.NE.0) SB(26,JT) IF(XHOLDT.NE.0) SB(27,JT) IF(XHOLDT.NE.0) SB(27,JT) IF(AHOLDT.NE.0) SB(27,JT) IF(AFRCT .NE.0) SB(27,JT) IF(AFRCT .NE.0) SB(30,JT) IF(AFRCT .NE.0) SB(31,JT) IF(BOSC.NE.0) SB(32,JT) IF(BOSC.NE.0) SB(34,JT) IF(BOSC.NE.0) SB(34,JT) IF(BOND.NE.0) SB(34,JT) IF(BOND.NE.0) SB(34,JT) IF(S(I).NE.0) SS(I,JT)=0 IF(SR(I).NE.0) SS(I,JT)=0 SS(10,JT)=0 IF(SKXP.NE.0) SS(9,JT)=(S)	<pre>)= (BRAP+240)*256)= (XHOLDT+240)*256)= (AHOLDT+240)*256)= (XFRCT+240)*256)= (XFRCT+240)*256)= (XEP+240)*256)= (AEP+240)*256)= (BOSC+240)*256 OL OUTPUT BUFFER (SR(1)+240)*256</pre>				8 6 01
ISN 0 ISN 0	0028 0030 0032 0034 0036 0038 0040 0042 0044 0046 C 0048 0049 0050 0052 0052 0053 0054 0055 0057	IF(BRXP.NE.0) SB(25,JT) IF(BRAP.NE.0) SB(26,JT) IF(XHOLDT.NE.0) SB(26,JT) IF(XHOLDT.NE.0) SB(28,JT) IF(AFRCT .NE.0) SB(29,JT) IF(AFRCT .NE.0) SB(30,JT) IF(XEP .NE.0) SB(30,JT) IF(XEP .NE.0) SB(31,JT) IF(AEP .NE.0) SB(32,JT) IF(BOSC.NE.0) SB(32,JT) IF(BOSC.NE.0) SB(34,JT) FILL SKIP CONTRO DO 4 I=1,8 SS(I,JT)=0 IF(SR(I).NE.0) SS(I,JT)=0 IF(SK(P.NE.0) SS(9,JT)=(S) IF(SKXP.NE.0) SS(9,JT)=(S)	<pre>)= (BRAP+240)*256)= (XHOLDT+240)*256)= (AHOLDT+240)*256)= (XFRCT+240)*256)= (XFRCT+240)*256)= (XEP+240)*256)= (AEP+240)*256)= (BOSC+240)*256 OL OUTPUT BUFFER (SR(1)+240)*256</pre>				8 6 10 11 15 15
ISN 0 ISN 0	0030 0032 0034 0036 0038 0040 0042 0044 0046 C 0048 0049 0050 0052 0053 0053 0054 0055 0057	IF(BRAP.NE.0) SB(26,JT) IF(XHOLDT.NE.0) SB(27,JT) IF(AHOLDT.NE.0) SB(28,JT) IF(XFRCT .NE.0) SB(30,JT) IF(XFRCT .NE.0) SB(30,JT) IF(XEP .NE.0) SB(31,JT) IF(XEP .NE.0) SB(32,JT) IF(BOSC.NE.0) SB(32,JT) IF(BOSC.NE.0) SB(34,JT) FILL SKIP CONTRO DO 4 I=1,8 SS(I,JT)=0 IF(SR(I).NE.0) SS(I,JT)=(SS(9,JT)=0 SS(10,JT)=0 IF(SKXP.NE.0) SS(9,JT)=(S)	<pre>)= (BRAP+240)*256)= (XHOLDT+240)*256)= (AHOLDT+240)*256)= (XFRCT+240)*256)= (XFRCT+240)*256)= (XEP+240)*256)= (AEP+240)*256)= (BOSC+240)*256 OL OUTPUT BUFFER (SR(1)+240)*256</pre>				6 10 11 13
ISN 0 ISN 0	0032 0034 0036 0038 0040 0042 0044 0046 C 0048 0049 0050 0052 0053 0053 0055 0055	IF(XHOLDT.NE.0) SB(27,JT) IF(AHOLDT.NE.0) SB(28,JT) IF(XFRCT .NE.0) SB(29,JT) IF(AFRCT .NE.0) SB(30,JT) IF(XEP .NE.0) SB(31,JT) IF(AEP .NE.0) SB(32,JT) IF(BOSC.NE.0) SB(34,JT) IF(BNOP.NE.0) SB(34,JT) FILL SKIP CONTRO DO 4 I=1,8 SS(1,JT)=0 IF(SR(I).NE.0) SS(1,JT)=(CONTINUE SS(9,JT)=0 SS(10,JT)=0 IF(SKXP.NE.0) SS(9,JT)=(S))=(XHOLDT+240)*256)=(AHOLDT+240)*256)=(XFRCT+240)*256)=(AFRCT+240)*256)=(XEP+240)*256)=(AEP+240)*256)=(BNOP+240)*256 OL OUTPUT BUFFER (SR(I)+240)*256				10 (1) 13
ISN 0 ISN 0	D034 D036 D038 D040 D042 D044 D046 C D048 D049 D050 D052 D053 D053 D055 D055 D057	IF(AHOLDT.NE.0) SB(28,JT) IF(XFRCT .NE.0) SB(29,JT) IF(AFRCT .NE.0) SB(30,JT) IF(XEP .NE.0) SB(31,JT) IF(AEP .NE.0) SB(31,JT) IF(BOSC.NE.0) SB(32,JT) IF(BOSC.NE.0) SB(34,JT) FILL SKIP CONTRO DO 4 I=1,8 SS(I,JT)=0 IF(SR(I).NE.0) SS(I,JT)=0 SS(9,JT)=0 SS(10,JT)=0 IF(SKXP.NE.0) SS(9,JT)=(S))=(AHOLDT+240)*256)=(XFRCT+240)*256)=(AFRCT+240)*256)=(XEP+240)*256)=(AEP+240)*256)=(BNOP+240)*256 OL OUTPUT BUFFER (SR(I)+240)*256				11
I SN 0 I SN 0	0036 0038 0040 0042 0046 C 0048 0049 0050 0052 0053 0053 0055 0055	IF (XFRCT .NE.0) SB(29,JT) IF (AFRCT .NE.0) SB(30,JT) IF (XEP .NE.0) SB(31,JT) IF (AEP .NE.0) SB(31,JT) IF (BOSC.NE.0) SB(32,JT) IF (BOSC.NE.0) SB(34,JT) IF (BOP.NE.0) SB(34,JT) FILL SKIP CONTRO DO 4 I=1,8 SS(I,JT)=0 IF (SR(I).NE.0) SS(I,JT)=0 SS(9,JT)=0 SS(10,JT)=0 IF (SKXP.NE.0) SS(9,JT)=(S))= (XFRCT+240)*256)= (AFRCT+240)*256)= (XEP+240)*256)= (AEP+240)*256)= (BOSC+240)*256)= (BNOP+240)*256 OL OUTPUT BUFFER (SR(I)+240)*256				
ISN 0 ISN 0	0038 0040 0042 0044 0046 C 0048 0049 0050 0052 0053 0054 0055 0057	IF(AFRCT .NE.0) SB(30,JT) IF(XEP .NE.0) SB(31,JT) IF(AEP .NE.0) SB(32,JT) IF(BOSC.NE.0) SB(32,JT) IF(BNOP.NE.0) SB(34,JT) FILL SKIP CONTRO DO 4 I=1,8 SS(I,JT)=0 IF(SR(I).NE.0) SS(I,JT)=(4 CONTINUE SS(9,JT)=0 IF(SKXP.NE.0) SS(9,JT)=(S)	<pre>>= (AFRCT+240)*256 >= (XEP+240)*256)= (AEP+240)*256)= (BOSC+240)*256)= (BNOP+240)*256 OL OUTPUT BUFFER (SR(I)+240)*256</pre>				
ISN O ISN O	0040 0042 0044 0046 C 0048 0049 0050 0052 0052 0053 0054 0055 0057	IF(XEP .NE.0) SB(31,JT) IF(AEP .NE.0) SB(32,JT) IF(BOSC.NE.0) SB(33,JT) IF(BNOP.NE.0) SB(34,JT) FILL SKIP CONTRO DO 4 I=1,8 SS(I,JT)=0 IF(SR(I).NE.0) SS(I,JT)=(4 CONTINUE SS(9,JT)=0 SS(10,JT)=0 IF(SKXP.NE.0) SS(9,JT)=(S))=(XEP+240)*256)=(AEP+240)*256)=(BOSC+240)*256)=(BNOP+240)*256 OL OUTPUT BUFFER (SR(I)+240)*256	· · · · · · · · · · · · · · · · · · ·			
ISN O ISN O	0042 0044 0046 0048 0049 0050 0052 0052 0053 0054 0055 0057	IF(AEP .NE.0) SB(32,JT) IF(BOSC.NE.0) SB(33,JT) IF(BNOP.NE.0) SB(34,JT) FILL SKIP CONTRO DO 4 I=1,8 SS(I,JT)=0 IF(SR(I).NE.0) SS(I,JT)=0 SS(9,JT)=0 SS(10,JT)=0 IF(SKXP.NE.0) SS(9,JT)=(S))=(AEP+240)*256)=(BOSC+240)*256)=(BNOP+240)*256 OL OUTPUT BUFFER (SR(I)+240)*256	· · · · · · · · · · · · · · · · · · ·			
ISN O ISN O ISN O ISN O ISN O ISN O ISN O ISN O ISN O ISN O	0044 0046 0048 0049 0050 0052 0053 0054 0055 0057	IF(BOSC.NE.0) SB(33,JT) IF(BNOP.NE.0) SB(34,JT) FILL SKIP CONTRO DO 4 I=1,8 SS(I,JT)=0 IF(SR(I).NE.0) SS(I,JT)=0 SS(9,JT)=0 SS(10,JT)=0 IF(SKXP.NE.0) SS(9,JT)=(S))=(BOSC+240)*256)=(BNOP+240)*256 OL OUTPUT BUFFER (SR(I)+240)*256				
ISN O ISN O ISN O ISN O ISN O ISN O ISN O ISN O ISN O ISN O	0046 C 0048 0049 0050 0052 0053 0053 0054 0055 0057	IF(BNOP.NE.O) SB(34,JT) FILL SKIP CONTRO DO 4 I=1,8 SS(I,JT)=0 IF(SR(I).NE.O) SS(I,JT)=(4 CONTINUE SS(9,JT)=0 SS(10,JT)=0 IF(SKXP.NE.O) SS(9,JT)=(S)=(BNOP+240)*256 OL OUTPUT BUFFER (SR(I)+240)*256	·····			
ISN O ISN O ISN O ISN O ISN O ISN O ISN O	0048 0049 0050 0052 0053 0054 0055 0055	FILL SKIP CONTRO DO 4 I=1,8 SS(I,JT)=0 IF(SR(I).NE.0) SS(I,JT)=0 4 CONTINUE SS(9,JT)=0 SS(10,JT)=0 IF(SKXP.NE.0) SS(9,JT)=(S	OL OUTPUT BUFFER (SR{I)+240)*256	······	 	······	
ISN O ISN O ISN O ISN O ISN O ISN O ISN O	0049 0050 0052 0053 0054 0055 0057	SS(I,JT)=0 IF(SR(I).NE.0) SS(I,JT)=0 4 CONTINUE SS(9,JT)=0 SS(10,JT)=0 IF(SKXP.NE.0) SS(9,JT)=(S					
ISN 0 ISN 0 ISN 0 ISN 0 ISN 0 ISN 0 ISN 0	0050 0052 0053 0054 0055 0057	IF(SR(I).NE.0) SS(I,JT)=(4 CONTINUE SS(9,JT)=0 SS(10,JT)=0 IF(SKXP.NE.0) SS(9,JT)=(S			 		
ISN 0 ISN 0 ISN 0 ISN 0 ISN 0 ISN 0	0052 0053 0054 0055 0057	4 CONTINUE SS(9,JT)=0 SS(10,JT)=0 IF(SKXP.NE.0) SS(9,JT)=(S			 		
ISN O ISN O ISN O ISN O ISN O	0053 0054 0055 0057	SS(9,JT)=0 SS(10,JT)=0 IF(SKXP.NE.0) SS(9,JT)=(S	SKADT5701#522	· · · · · · · · · · · · · · · · · · ·	 	• •	
ISN O ISN O ISN O ISN O	0054 0055 0057	SS(10,JT)=0 IF(SKXP.NE.0) SS(9,JT)=(S	SKXD+2401+254				
ISN O ISN O ISN O	0055 0057	IF(SKXP.NE.0) SS(9,JT)=(S	SKYD+2401+254				
ISN O ISN O	0057				 		
ISN O		IF(3KAF+NE+0) 33(10)3()-1					
conversion of the second se	C	FILL ABUFF OUTPU		مر برینی مصلح کی در	 		
conversion of the second se	-	DO 10 I=1,NABUF	of Borren				
		10 SABUFF(I,JT)=ABUFF(I,1)			 		
	С	FILL XBUFF OUTPU	UT BUFFER				
ISN O	0061	DO 11 I=1,NXBUF					
ISN O		11 SXBUFF(I,JT)=XBUFF(I,1)			 		
	C		CILITY OUTPUT BUFFE	R			
ISN O		DO 9 I=1,NXFAC			 		
ISN O		9 SXFAC(I,JT)=XFACSC(2,I,1))				
ISN O ISN O		DO 19 I=1,NAFAC SAFAC(I,JT)=AFACSC(2,I,1)	• • • • • • • • • • • • • • • • • • • •		 ····· · · · · · · · · · · · · · · · ·		
ISN 0		19 CONTINUE	,				
1511 0	с	FILL Q AND MEM C	OUTPUT BUFFER	· · · · · · · · · · · · · · · · · · ·	 		
ISN O	0068	DO 8 I=1,16					
ISN O	the second se	SQ(I,JT)=Q(I,1)					
ISN O	0070	<pre>8 SMEM(I,JT)=MEMORY(I)</pre>		<u></u>	 		
	C	FILL IQ OUTPUT E	BUFFER				
ISN O		DO 7 I=1,4					
ISN O		7 SIQ(I,JT)=IQ(I,1)	ITDIAT DAFEERDS				
TCNO	C	FILL REG BUSY OL DO 12 I=1,32	UIPUI BUFFERS		 		
ISN O ISN O		SAREG(I,JT)=ABUSY(I)					
ISN O		SABREG(I, JT)=XBUSY(I)			 		
ISN 0		SXREG(1,JT)=XBUSY(1+32)					
ISN O		12 CONTINUE			 		
·					 		
	2						
	30				 		
	L. Conwo						

A

19 A. Y.		
) Э		
. b it.	C FILL COMPARE BIT BUSY OUTPUT BUFFERS PAGE 003	3 3 4
Э	ISN 0078 DO 13 1=1.24	r s
•	ISN 0079 SCBIT(I,JT)=XBUSY(I+64) ISN 0080 SCBBIT(I,JT)=ABUSY(I+64) ISN 0081 13 CONTINUE	9 2
4	ISN 0082 RETURN ISN 0083 END	8
Э Т		01 11
о.		21
ς.		- 1 - 1 - 1
Э		
a		_
3		
Э		
0		
		-
0		
0		
0		
0		
a.		
0		
0		
0		I
9		
0		
	302	
Э	L. Conway	_
Э	Archives	
3		

LEVEL	10	APR.	67	

يحاولون والعامان

- **1**-

OS/360 FORTRAN H

i de Nation de Lations

DATE 67.307/18.23.51

1 - Charles and a second

ε

T CN 0000		(CON				9
ISN 0002	SUBROUTINE X					8
ISN 0003	IMPLICIT INTE		IPAR1.	IPAR2,	IPAR3,	6
ISN 0004	COMMON A AINPT,	TIME, NABUF,	ABUS(50),	XINPT,	NXBUF,	01
	B XBUS(50),			IFRTN,	BRXP+	11
	C BRAP,	IFADD, ER(8),	BE(8),	ET(8),	NBBUF,	۲۱
	D AHOLDT,	XHOLDT,	AFRCT,	XFRCT,	BOSC +	
	E BNOP,	XEP,	AFRCI,	PH1(100),	PRINT,	
	F FSTADD,	NODOT,	NOPSC,	NDBUS,	NADSP .	
	G NXDSP	1400019	NOF309	108031		
ISN 0005	COMMON/RLS/	FIRST,	NAREGS.	NXREGS,	NABUS	
1314 0000	A NXBUS,	STATS,	ACON,	XCON,	AEMP,	
	B XEMP,	MX0,	AFULL(12),	XFULL(12),	AGO(12),	
	C XGO(12),	NAGO,	NXGO,	NATEST,	NXTEST,	
	D NAFAC,	NXFAC,	ABUSYZ,	ABUSY(200),		
			.00),XBUFF(12,10			
			200), XDEST(12,20		AFAC(12,15),	
	G XFAC(12,15)			XFACSC(4,15		
			10),XBUSSC(4,10			
			C), AFSLOT(15,20			
	J AFDLY(15),	XFDLY(15),		XFOBUS(15),		
	K ABUPSZ,		, XBUPS(200),			
	L Q(16,16),	SDBA(32,2)		NQTEST,	NQGD,	
	M QINPT.	QCON,	QEMP,	MBUSY,	MFREE,	
	N LOAD,	MEMDLY,	MEMORY(16),		EAV.	
	O MXTIME,	OUTLVL,	IQ(4,16),	RTN,	LONGBR,	
	P SR(8),	ST(8),	SKXP,	SKAP,	NSBUF,	
	Q APASS(200),			JOB(6),	SSTOP,	
	R MEMONT(16),				XBXBSY(10)	
ISN 0006	COMMON/RLS/	LAST	ADAD31(107)			
ISN 0007	INTEGER OUT	LAST				
ISN 0008	DIMENSION SO	285712001-05	SBSVI2001			
ISN 0009	REAL MEMDLY,		2303112007			
	REAL MEMOLI,					
ISN 0010	CALL CAUSE(X)					
ISN 0011	CALL CAUSE(X		and present the same requirement of the same section of the			
ISN 0012	CALL CAUSE(X					
ISN 0013	NGO=0	NET FILMETVES	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
ISN 0014	0G0=0					
ISN 0015	DO 1 I=1,NXB	IC.				
ISN 0016	1 XGO(I)=0	Jr.				
ISN 0017	$\frac{1}{2} \times \frac{1}{2} \times \frac{1}{2} = \frac{1}$	DADD STATE	NOD ALL DOS ODS			
	IF(BNOP.NE.1		NUP ALL DUS UP.)		
ISN 0018 ISN 0020	$\frac{1 + (8 \times 0^{-1} \times 1^{-1})}{00 + 1 = 1 + 8 \times 3^{-1}}$					
	IF(X8UFF(I,1)		TO 4			
ISN 0021 ISN 0023	DO 2 K=1,NXR		10.4			
	-	203				
<u>ISN 0024</u> ISN 0025	$\frac{XSOR(I,K)=0}{2 \times DEST(I,K)=0}$					
		٨٢				
ISN 0025	DU 3 K=I,NXF					
· · · · · · · · · · · · · · · · · · ·	303					
L. Con	way					
Archiv	ves	_				

		PAGE 002
ISN 0027	XFAC(1,K)=0	
ISN 0028	3 XOBUS([,K)=0	
ISN 0029	XBUFF(I,2)=0	
ISN 0030	XBUFF(1,12)=0	
ISN 0031	4 CONTINUE	
ISN CO32	5 CONTINUE	
	C	
ISN 0033	D0 80 I=1,NX8UF	
ISN 0034	IF(X8UFF(I,13).EQ.0) GO TO 79	
ISN 0036	IF(XBUFF(1, 9).EQ.0) GO TO 84	
ISN 0038	IF(XBUFF(I,11).EQ.0) GO TO 84	
ISN 0040	79 CONTINUE	
ISN 0041	IF(XBUFF(I,11).EQ.0) GU TO 80	
ISN 0043	IF(XBUFF(1,9).EQ.0) GO TO 80	
ISN 0045	DU 81 K=1,NXREGS	
ISN 0046	XSOR(I,K)=0	
ISN 0047	81 XDEST(I,K)=0 C APPRUX WAY TO HANDLE SKIPPED BRANCHES	
	C LET GO AS UNSUCC BRANCH - NO S/D INTLKS	
ISN 0048	IF(XBUFF(1,12).NE.1) GO TO 1081	
ISN 0050	X8UFF([,1C)=0	
ISN 0051	60 10 30	
ISN 0052	1081 CONTINUE	
ISN 0053	DU 82 K=1,NXFAC	
ISN 0054	XFAC(I,K)=0	
ISN 0055	82 XOBUS(I,K)=0	
ISN 0056	XBUFF(1,2)=0	
ISN 0057	D0 83 K=9,15	
ISN 0058	83 X9UFF(1,K)=0	
ISN 0059	80 CONTINUE	
ISN 0050	<u>84 CONTINUE</u>	
	C THIS EVENT SCANS XBUFF FOR INST WHICH CAN GO	
	C SCAN FOR NXGO OUT OF NXTEST	
ISN 0061	DO 10 REG=1,NXREGS	
ISN 0062	SORBSY (REG)=0	
ISN 0082 ISN 0063	10 DESBSY(REG)=XBUSY(REG)	
ISN 0064	DO 100 INS=1,NXTEST	
ISN 0065	IF(XFULL(INS).EQ.9) GO TO 100	
ISN 0067	1f(1NS,EQ,1) GO TO 21	
ISN 0069	00 11 REGEL,NXREGS	
ISN 0070	SORBSY (REG) = SORBSY (REG) + X SOR (INS-1, REG)	
ISN 0071	11 DESBSY(REG)=DESBSY(REG)+XDEST(INS-1,REG)	
ISN 0072	INSM1=INS-1	
ISN 0073	00 20 I=1,INSM1	
	C PREV EXIT INTLKS ALL CODE BELOW	
ISN 0074	IF(XBUFF(I,14).EQ.1) GO TO 100	
	C PREV SKIP INTLKS ALL STARRED CODE BELOW	
	C AND ALL SKIPS BELOW	
	304	
and the second division of the second divisio		
L. Co	nway	
2		
	ILAG2 1	

Ρ	A	G	E	0	0	3

÷

			PAGE 003
	ISN 0076	IF(XBUFF(I,13).EQ.0) GO TO 20	
	ISN 0078	IF((XBUFF(INS,13).EQ.1).OR.(XBUFF(INS,9).EQ.1)) GO TO 100	
	ISN 0080	20 CONTINUE	
	ISN 0081	21 CONTINUE C IF EXIT, INTLK AGAINST PREV BRANCHES AND ER	
	ISN 0082	IF EXIL, INILK AGAINST PREV BRANCHES AND ER IF(XBUFF(INS,14).NE.1) GO TO 28	
	ISN 0082	IF(ER(BRXP).NE.1) GO TO 100	
	ISN 0086	IF(INS.EQ.1) GO TO 129	
	ISN 0088	DO 128 I=1, INSM1	
	ISN 0089	IF(XBUFF(I,12).EQ.1) GO TO 100	
-	ISN 0091	128 CONTINUE	
		C EXIT PART OF OP GOES, MARK GO EXIT.	
	ISN 0092	129 CONTINUE	
—	ISN 0093 ISN 0094	XBUFF(INS,15)=1 28 CONTINUE	
	ISN 0094 ISN 0095	DO 22 REG=1,NXREGS	
	ISN 0096	IF((XSOR(INS,REG).EQ.1).AND.(DESBSY(REG).NE.O)) GO TO 100	
	ISN 0098	IF((XDEST(INS,REG).EQ.1).AND.(DESBSY(REG).NE.O)) GD TO 100	
	ISN 0100	IF((XDEST(INS,REG).EQ.1).AND.(SORBSY(REG).NE.O)) GO TO 100	
	ISN 0102	22 CONTINUE	
_		C FIND FAC USED	
	ISN 0103	DD 25 FAC=1,NXFAC	· · · · · · · · · · · · · · · · · · ·
	ISN 0104	IF(XFAC(INS,FAC).NE.0) GO TO 26	
	ISN 0106	25 CONTINUE C NO FAC USED. ISSUE OP	
	ISN 0107	FAC=0	
	ISN 0108	26 CONTINUE	
_		C TEST FOR SPECIAL OPS HERE	
	ISN 0109	SPEC=0	
		C IF L/S TEST AVAIL OF QUEUE	
	ISN 0110	IF((XSDR(INS,89).NE.1).AND.(XDEST(INS,89).NE.1)) GO TO 27	
	ISN 0112 ISN 0113	SPEC=1 QPT=QINPT+QG0	
	ISN 0113 ISN 0114	QPT=QINPT+QGO IF(QPT.GT.NQBUF) GO TO 100	
	ISN 0114	27 CONTINUE	
		C IF BRANCH, INTLK AGAINST PREV BRANCHES AND EHT AVAIL	
	ISN 0117	IF(XBUFF(INS,12).NE.1) GO TO 29	
_	ISN 0119	IF(ER(BRXP).EQ.1) GO TO 100	
-		C IF SHORT BRANCH, TEST LONGBR INTLK	
	ISN 0121	IF((XBUFF(INS,5).E0.0).AND.(LONGBR.NE.0)) GO TO 100	
	ISN 0123	1F(INS.EQ.1) GO TO 231	
	ISN 0125 ISN 0126	DO 230 I=1,INSM1 IF(XBUFF(I,12).EQ.1) GO TO 100	
	ISN 0125 ISN 0128	230 CONTINUE	
	ISN 0128	231 SPEC=1	
_	ISN 0130	29 CONTINUE	
		C IF SKIP, INTLK AGAINST PREV NOGO STARRED OPS, SHT AVAILABLE	· · · · · · · · · · · · · · · · · · ·
	ISN 0131	IF(XBUFF(INS,13).NE.1) GO TO 132	
-	ISN 0133	IF(SR(SKXP).EQ.1) GO TO 100	
	ISN 0135	IF(INS.EQ.1) GO TO 131	
		305	
	2	onway	
_	Aict	hives	
	Bensterenser		

an an the state of the second sec Second second

: Accession

- 18 - 176

. U 9. U

11

PAGE 004

15N 00 190 1-1.1.KML 15N 0131 JF (CAUFFLIG)-LO.11.A.MO. (XG0(1).NE.1)) GO TO 100 15N 0142 131 SPEC-FL 15N 0142 132 CONTINUE C C 15N 0142 132 CONTINUE C C 15N 0143 151 CONTINUE C C 15N 0143 15N CONTINUE CONTINUE C 15N 0143 0143 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144	7	
ISN 0140 130 GANTINUE ISN 0142 132 CONTINUE ISN 0142 132 CONTINUE ISN 0143 IFF NORMAL OR SPEC OF AND NGO =NXGO, DD NOT ISSUE C IF NORMAL OR SPEC OF AND NGO =NXGO, DD NOT ISSUE C IF NORMAL OR SPEC SECOF AND NGO =NXGO, DD NOT ISSUE ISN 0143 IFFICIAL.N.S.O.SORISSEC.NEW SECOF AND NGO =NXGO, DD NOT ISSUE ISN 0144 IFFICAL.N.S.O.SORISSEC.NEW SECOF AND NGO =NXGO, DD NOT ISSUE ISN 0145 IFFICAL.N.S.O.SORISSEC.NEW SECOF AND NGO =NXGO, DD NOT ISSUE ISN 0145 IFFIFAC.N.S.O.SORISCON, CONTINUE ISN 0145 IFFIFAC.N.S.O.SORISCON, CONTINUE ISN 0147 IFFIFAC.N.S.O.SORISCON, CONTINUE ISN 0145 ONA FERRING FOLL (DI TO TO 100 ISN 0155 DO 30 FEI-INSLOT ISN 0155 DO CONTINUE ISN 0156 DO DONTINUE ISN 0157 IFF(XRAXINGSTONG, DONTINUE, CONTINUE, CONTINUE, CONTINUE ISN 0156 IFF(XRAXINGSTONG, DONTINUE, CONTINUE, CONTINUE, CONTINUE, CONTINUE ISN 0156 IFF(XRAXINGSTONG, DONTINUE, CONTINUE, CONTINU		
ISN 0141 131 SPEC=1 ISN 0142 132 CONTINUE C IF ROMAL ON SPEC OF AND NCD INSOL ON NOT ISSUE C IF ROMAL ON SPEC OF AND NCD INSOL ON NOT ISSUE C IF ROMAL ON SPEC NE COTAND NCD INSOL ON NOT ISSUE C IF ROMAL ON SPEC NE COTAND NCD INSOL ON TO 100 ISN 0143 IF (IFFAC.EG.O) GO TO 95 ISN 0145 IFFAC.EG.O) GO TO 95 ISN 0147 C C IF NO NCS COVELLOS IN X SN 0147 C C NO NOW COVELLOS IN X SN 0147 SUX=NINX(FAC) C NO NOW COVELLOS IN X SN 0149 SUX=NINX(FAC) SN 0149 SUX=NINX(FAC) SN 0149 SUX=NINX(FAC) SN 0149 SUX=NINX(FAC) SN 0150 DELXMASTORON: EC, 11 GAD TANO, (XAUSSC(1, DEUS, DELXY), NE, O) SN 0155 DEUS=XFADAU (FAC) SN 0150 DEUS=XFADAU (FAC) SN 0150 DEUS=XFADAU (FAC) SN 0150 TF (INDUS, FAC, SUT (FAC, TI, EC, 0), AND, (XAUSSC(1, DEUS, DELAY), NE, O) SN 0150 DEUS=XFADAU (FAC) SN 0150 TF (INDUS) SN 01	S	
15N 0142 132 CONTINUE C IF NORMAL OR SPEC OF AND NGG = NXGG, DO NGT ISSUE C IF NORMAL OR SPEC OF AND NGG = NXGG, DO NGT ISSUE 15N 0143 IFF(IFAF REPARE OR MOP, CAN ISSUE ANYMAN, OT 0000 15N 0143 IFF(IFAF REPARE OR MOP, CAN ISSUE ANYMAN, OT 0000 15N 0145 IFF(IFAF SUE ANY NGG = NXGG, DO NGT ISSUE 15N 0145 IFF(IFAF SUE ANY NGG = NXGG, DO NGT ISSUE 15N 0145 IFF(IFAF SUE ANY NGG = NXGG, DO NGT ISSUE 15N 0145 IFF(IFAF SUE ANY NGG = NXGG, DO NGT ISSUE 15N 0145 IFF(IFAF SUE ANY NGG = NXGG, DO NGT ISSUE 15N 0145 IFF(IFAF SUE ANY NGG = NXGG, DO NGT ISSUE 15N 0145 OBUS ANTADIANC, AND SUE AND SUE AND SUE AND SUE ANY NGG = NGG AND SUE	9	
C IF NORMAL OR SPEC OP AND NG =NXG0, DD NOT ISSUE C IF REPLACE DR NDP, CAN ISSUE ANYAAY. ISN 0143 IF ((FACL HC.)) DR. TSPEC MC DI XAUC (MOG -EG NXG0)) GD TO 100 ISN 0145 IF ((FACL HC.)) DR. TSPEC MC DI XAUC (MOG -EG NXG0)) GD TO 100 ISN 0147 IF (FACL HC.) DR. TSPEC MC DI XAUC (MOG -EG NXG0)) GD TO 100 ISN 0147 IF (FACL HC.) DR. TSPEC MC DI XAUC (MOG -EG NXG0)) GD TO 100 ISN 0147 IF (FACL HC.) DR. TSPEC MC DI XAUC (MOG -EG NXG0)) GD TO 100 ISN 0147 IF (FACL HC.) NG, TO TO 49 C C HCH (NUL TONT FAC, GO TO SPEC CE NANDLING. ISN 0147 IF (FACL HC.) NG, TO TO 100 ISN 0150 DIAVAS MORTAL (FACL) GO TO 100 ISN 0153 IF (HTSLOTFACT). GO TO 100 ISN 0154 DE NANDX (FACL). NAD. (XAUSSC1).FAC.) JNC. (JNC.) NAD. ISN 0153 DE CONTINUE ISN 0155 ISN 0154 CONTINUE ISN 0155 DE CONTINUE ISN 0155 JC CONTINUE ISN 0155 JC CONTINUE ISN 0155 JC CONTINUE ISN 0163 X (TO BUSST). ISN 0155 JC CONTINUE ISN 0170 X (TO BUSST).	۷	
C IF NORMAL OR SPEC OP AND NGC =NXCG, DO NOT ISSUE C IF REPLACE DR NADD NGC =NXCG, DO NOT ISSUE ISN 0143 IF(I(FAC.CR.G).DR.(SPEC.NE.O), AND.(NGG.EG.NXGG)) GO TO 100 C IF NADLED OD IG 10 95 ISN 0145 IF(IFAC.EG.D) GO TO 95 C IF NADLEG OD IG 00 95 ISN 0147 IF(AC.EG.D) GO TO 95 C CHECK INVUS.FAC SLOTADUTBUS INTLKS C NO INDUS CONFLICTS IN X ISN 0145 O INDUS CONFLICTS IN X ISN 0145 O INDUS CONFLICTS IN X ISN 0152 DO 30 TE[INSECTION].NOT 00 TO 100 ISN 0153 IF(IXESLOT(FAC,T) ED.I).AND.(XEXACSCII,FAC.TI.EG.I)) GO TO 100 ISN 0153 IF(IXESLOT(FAC,T) ED.I).AND.(XEXACSCII,FAC.TI.EG.I)) GO TO 100 ISN 0154 IF(XENDUS(INS.GUUS).NE.O).AND.(XEUSSCII,OBUS,DELAY).NE.O).AND. ISN 0155 IF(XENDUS(INS.GUUS).NE.O).AND.(XEUSSCII,OBUS,DELAY).NE.O).AND. ISN 0156 XEUSESS.MARK GO AND SET SHIFT CELLS ISN 0157 ICONTINUE SUCCESS.MARK GO AND SET SHIFT CELLS ISN 0156 XEUSESS.MARK GO AND SET SHIFT CELLS ISN 0156 XEUSESTINT ISN 0157 IF(XENDUT).NS.OE OD AND SET SHIFT CELL	8	
C IF REPLACE OR NOP, CAN ISSUE ANYWAY. ISN 0145 IF (IFAC.HO.JOAK.SPECK.ROJ). AND. INGO.EG.NASO): GO TO 100 ISN 0145 IF (IFAC.HO.JOAK.SPECK.ROJ). AND. INGO.EG.NASO): GO TO 100 ISN 0147 IF (IFAC.HO.JO.FOR.ISPEC.HANDLING ISN 0147 IF (IFAC.HO.JO.FOR.ISPEC.HANDLING ISN 0147 IF (IFAC.HO.JO.FOR.ISPEC.HANDLING C NO INBUS CONFLICTS IN X C NO INBUS CONFLICTS IN X St 0150 IF (IFAC.HO.JO.FAC.SUDT.OUTONS INT.KS C NO INBUS CONFLICTS IN X St 0152 D0 TO INFOLO ISN 0145 O TO INFOLO St 0155 D0 TO INFOLO ISN 0155 D1 CHARASOTIACO ISN 0157 DELAY-KAPOLYTRACI ISN 0158 IF (IGROUSTRACI ISN 0158 IF (IGROUSTRACI) St 0157 DELAY-KAPOLYTRACI ISN 0158 IF (IGROUSTRACI) ISN 0160 CONTINUE ISN 0163 XLEESS. ISN 0164 XEASOTIACO ISN 0165 CONTINUE ISN 0164 XEASOTIACO ISN 0165 <td>6</td>	6	
C IF REPLACE DR. NOP, CAN ISSUE ANYMAY. ISN 0145 IF (IFAC.HG.) DAR. (SPEC.NEG.) A. AND. (NGO.EG. ANRO) DO TO 100 ISN 0145 IF (IFAC.HG.) GO TO 35 C IF (RAC.HG.) GO TO 35 ISN 0147 IF (RAC.HG.) GO TO 35 C IF (RAC.HG.) GO TO 35 C IF (RAC.HG.) GO TO 100 C IF (RAC.HG.) GO TO 100 SN 0147 C C NO INBUS CONFLICTS IN X C NO INBUS CONFLICTS IN X SN 0149 JOAR MOXITERS (SLOT OT 0 TO 0 SN 0143 JOA TALINSCHACK SLOT OT 0 TO 0 ISN 0150 IF (RASSIFICAC) SN 0155 JO CONTINUE ISN 0156 DELAY-ROLY(FAC) SN 0157 DELAY-ROLY(FAC) SN 0158 IF (RADUSTING OBUST-1), NG, O) AND, (XAUSSC(1, OBUS-1, DELAY), NE, O) AND, SN 0150 IF (RADUSTING OBUST-1), NG, O) AND, SET SHIFT CELLS SN 0163 X (DECESS, MAR GO AND SET SHIFT CELLS ISN 0164 X BUST (INDUST-1) SN 0165 AUGTING OF AND ANGO SOLO TO 122 SN 0164 X BUST (INDUST-1) SN 0165	10 11 71	
ISN 0143 IFf(IFAC.NE.01.0N.ISPEC.NE.01).AND.(NSD.EG.NXG01) GD TD 100 ISN 0145 IFFAC.EG.01 GD 10 95 ISN 0145 IFFAC.EG.01 GD 10 95 C IND NACS USED GD DIRECTUY 10 95 ISN 0147 IFFXACITINSEACL.GTL1 GD TO FUTBUS INTLKS C NO INBUS CONFLICTS IN X ISN 0149 BUX*XBOX(FAC) ISN 0152 D0 30 TF1,NSL0T ISN 0153 DF(IFXACIT.GTL) GD TO 100 ISN 0154 D0 30 TF1,NSL0T ISN 0155 30 CONTINUE ISN 0155 D0 000 ISN 0155 D0 0000 ISN 0156 DEGNETING ISN 0157 DEGNETING ISN 0158 DEGNETING ISN 0159 DEGNETING ISN 0150 DEGNETING ISN 0155 DEGNETING ISN 0156 DEGNETING ISN 0157 FE(IXMUNITING, ONUS) NE.01, AND.(XBUSSCI1, OBUS, FL.01). AND. ISN 0158 IFE(IXMUNITING, ONUS) NE.01, AND.(XBUSSCI1, OBUS, FL.01). AND. ISN 0150 IFE(IXMUNITING, ONUS) NE.01, AND.(XBUSSCI1, OBUS, FL.01). AND. ISN 0156 IFE(IXMUNITING, ONUS) NE.01, AND.(XBUSSCI1, OBUS, FL.01). AND. ISN 0158	i L	
c IF NO FACS USED GD DIRECTLY TO 95 ISN 0145 IF FACLED.01 GD TO 45 C IF AULT IDENT FAC, GD TO SPEC HANDLING ISN 0145 IF FACLED.01 GD TO 45 C CHECK INNUS, FACL SLOTI GD TO 45 Sto 0150 IF (XRACINS, FACLSIT) FOR X ISN 0151 IF (XRACINS, FACLSIT) FACLSIT, FACLSI	15	
15N 0145 IFFFAC.60.0) 60 T0 95 C IF MULT IDENT FAC, GO TO SPEC HANDLING 15N 0147 IFCXFACLINS,FACJ.67.1) GO TO 49 C ON TABUS CONFLICTS IN X 15N 0149 DUX+SDA(FAC, SLOT, OUTBUS INTLKS 15N 0140 DUX+SDA(FAC, SLOT, OUTBUS INTLKS 15N 0145 IFCXBASY(BOX, EG.1) GO TO 100 15N 0155 OUTSYEDUX(FAC, ITE, E, I). AND. (XFACSC(I, FAC, T). EQ.1)) GO TO 100 15N 0155 JOUSSYEDUX(FAC, I 15N 0156 ODUSSYEDUX(FAC, I 15N 0157 DELAY=XFDLY(FAC, I 15N 0156 ODUSSYEDUX(FAC, I) 15N 0157 DELAY=XFDLY(FAC, I) 15N 0158 IFC(X00US(TMS, DOUS), NE.0). AND. (XBUSSC(I, OBUS+I, DELAY).NE.0). AND. 15N 0157 DELAY=XFDLY(FAC, I) 15N 0158 IFC(X00US(TMS, DOUS), NE.0). AND. (XBUSSC(I, OBUS+I, DELAY).NE.0). AND. 15N 0156 C 15N 0165 SUCESTS. 15N 0165 AUGETSS. 15N 0166 NE AUSY(IONX)=I 15N 0166 SUBSYTHER, I) 15N 0166 DO 32 T=1, NSLOT 15N 0166 TEXTAST, ISLOT 15N 0166 AUSST(I, NSLOT <td< td=""><td></td></td<>		
C IF MULT IDENT FAC, GO TO SPEC HANDLING ISN 0147 IFEXFACIENTS, FAC, GT, ID GO TO 99 C MO HANDS, FAC, SLOT, HOUTOUS INTLKS C MO HANDS, FAC, SLOT, HOUTOUS INTLKS ISN 0143 DUX=BOX(FAC) ISN 0145 DUX=BOX(FAC) ISN 0145 DUX=BOX(FAC) ISN 0145 FE(IXFSLOT(FAC, FL, EQ. 1), AND. (XFACSC(1, FAC, TL, EQ. 1)) GO TO 100 ISN 0153 IFE(IXFSLOT(FAC, FL, EQ. 1), AND. (XFACSC(1, FAC, TL, EQ. 1)) GO TO 100 ISN 0154 OBUS SKFOBUS(FAC) ISN 0155 DELAY-XF01V(FAC) ISN 0156 OBUS SKFOBUS(FAC) X GO TO 100 X GO TO 100 X GO TO 100 X GO TO 100 SN 0157 DELAY-XF01V(FAC) X GO TO 100 X GO TO 100 SN 0164 X HOBSY(FINBUS)=1		
15N 0147 IF(XFAC(TNS,FAC)-GT,1) GO TO 49 C CHECK INMUS,FAC SLOT, OUTBUS INTLKS 15N 0149 GUX-XBOATACG 15N 0149 GUX-XBOATACG 15N 0149 GUX-XBOATACG 15N 0149 GUX-XBOATACG 15N 0145 GUX 15N 0155 GUX-XBOATACG 15N 0155 GUX-XBOATACG 15N 0155 GUX-XBOATACG 15N 0155 GUX-XFACXA 15N 0157 DELAY-XFAUX (FAC) 15N 0156 GUX-STAUX (FAC) 15N 0167 X (GXUX (FAC) 15N 0164 X (GXUX (FAC) 15N 0164 X (GXUX (FAC) 15N 0165		
c c c (NOUS, FAC SLOT, OUTBUS INTLKS c NO INBUS CONFLICTS IN X ISN 0149 JUX + KBDX (FAC) ISN 0150 IF (IXABSY (FAC)) GO TO 100 ISN 0152 D0 30 T=1, NSLOT ISN 0153 IF (IXABSY (FAC)).EQ.1): AND. (XFACSC(1, FAC, T).EQ.1)) GO TO 100 ISN 0155 30 CONTINUE ISN 0155 DELAY=AFDLY (FAC, T).EQ.1): AND. (XBUSSC(1, OBUS, DELAY).NE.0) ISN 0157 DELAY=AFDLY (FAC, T).EQ.1): AND. (XBUSSC(1, OBUS, DELAY).NE.0) ISN 0157 DELAY=AFDLY (FAC, T).EQ.1): AND. (XBUSSC(1, OBUS+1, DELAY).NE.0). AND. ISN 0169 IF (IXBUS) (TNS, OBUS1.NE.0). AND. (XBUSSC(1, OBUS+1, DELAY).NE.0). AND. ISN 0169 IF (IXBUS) (TNS, OBUS1.NE.0). AND. (XBUSSC(1, OBUS+1, DELAY).NE.0). AND. ISN 0160 XEASSY (INUE) GO TO 100 C SUCCESS. ISN 0163 XEBSY (INUE) 1 ISN 0164 XEBSY (INUE) 1 ISN 0165 XBUFF (INS, 1) ISN 0165 XBUFF (INS, 1) ISN 0166 VACSC(1, FAC, T)=CO.0) GO TO 32 ISN 0166 XEACSC(1, FAC, T)=EUFF (INS, 2) ISN 0170 XFACSC(1, FAC, T)=FAUFF (INS, 2) ISN 0170 </td <td></td>		
C NO INBUS CONFLICTS IN X ISN 0149 BUXXB0X(FAC) ISN 0150 IFFXX80SY(BOX).E0.1).G0 TO 100 ISN 0153 IFF(XFSL0T(FAC,T).E0.1).AND.(XFACSC(1,FAC,T).E0.1)) G0 TO 100 ISN 0153 IFF(XFSL0T(FAC,T).E0.1).AND.(XFACSC(1,FAC,T).E0.1)) G0 TO 100 ISN 0153 OBUSXF00US(FAC) ISN 0154 OBUSXF00US(FAC) ISN 0155 DEUCATINE, DEUS).NE.0).AND.(XBUSSC(1,0BUS+1,NE.0)) ISN 0156 OBUSXF00US(FAC) ISN 0157 DFLATXF0/VYFAC) ISN 0158 IFF(XDBUSINS, DBUS).NE.0).AND.(XBUSSC(1,0BUS+1,NE.0).AND. ISN 0159 IFF(XDBUSINS, DBUS).NE.0).AND.(XBUSSC(1,0BUS+1,NE.0).AND. ISN 0165 XBUSSC(1,FAC,T)= ISN 0164 XBBSY(1NS, DBUS).NE.0).AND.(XBUSSC(1,0BUS+1,NE.0).AND. ISN 0162 J1 CONTINUE ISN 0164 XBBSY(1NS,DBUS).E0.0).AND.(XBUSSC(1,0BUS+1,NE.0).AND. ISN 0164 XBBSY(1NS,DBUS).E0.0).AND.(XBUSSC(1,0BUS+1,NE.0).AND. ISN 0164 XBBSY(1NS,DBUS).E0.0).AND.(XBUSSC(1,0BUS+1,NE.0).AND. ISN 0165 JESN 0167 ISN 0164 XBBSY(1NS,DBUS).E0.0).AND.(XBUSSC(1,0BUS+1,E0.0).AND. ISN 0165 XBUSSC(1,0AUS+1,E0.0) G0 TO 35<		
ISN 0149 guz×xpD((FAC) ISN 0150 IF(xR83Y60X).EQ.1) GO TO 100 ISN 0152 DO 30 T=1,NSLOT ISN 0153 IF((XFSLOT)FAC,T).EQ.1).AND.(XFACSCT1,FAC,T).EQ.1)) GD TO 100 ISN 0155 30 CONTINUE ISN 0156 OBUS×XFD0VS(FAC) ISN 0157 DELAY×XFD1V(FAC,T).EQ.1).AND.(XBUSSC(1,OBUS,DELAY).NE.0) ISN 0157 DELAY×XFD1V(FAC,T).EQ.1AND.(XBUSSC(1,OBUS,DELAY).NE.0).AND. X GO TO 100 IF((XBUS)(INS,OBUS+1).NE.0).AND.(XBUSSC(1,OBUS+1,OELAY).NE.0).AND. X GU30S+11.LE.XBUSS) GD TO 100 X (1030S+11.LE.XBUSS) GD TO 100 C SUCCESS.MAR GD AND SET SHIFT CELLS ISN 0162 31 CONTINUE ISN 0164 XBBSY(1NBUS)=1 ISN 0165 XGUFF1/AGUF1 ISN 0164 XBBSY(1NBUS)=1 ISN 0165 XGUFF1/AGUF1 ISN 0166 D0 32 T=1,NSLOT ISN 0166 D0 32 T=1,NSLOT ISN 0166 D0 32 T=1,NSLOT ISN 0166 XGUFF1/AGUF1 ISN 0167 IF(XFSLOTFAC,T)=EQ.0) GD TO 32 ISN 0167 XFACSC(1,FAC,T)=XGUFF1 ISN 0171 32 CDATINUE ISN 0172 XBUSSC(1,OBUS,ELAY)=XGUS(1NS,OBUS)		
15N 0150 1F(X&XBSY(BOX), EG,1) GO TO 100 15N 0153 1F((X&SLOT(FAG,T), EG,1), AND, (XFACSC(1, FAG,T), EG,1)) GO TO 100 15N 0153 1F((X&SLOT(FAG,T), EG,1), AND, (XFACSC(1, FAG,T), EG,1)) GO TO 100 15N 0155 20 CONTINUE 15N 0157 0ELAY & FADUS(FAG) 15N 0156 30 CELAY & FADUS(FAG) 15N 0157 0ELAY & FADUS(FAG) 15N 0156 CONTINUE 15N 0156 1F((XBBUS(INS, DBUS)) AND, (XBUSSC(1, 0BUS, T, DELAY), NE, 0), AND, (XBUSSC(1, 0BUS, T, NE, 0), AND, (XBUSC(1, 0BUS, T, NE, 0), AND, (XBUSSC(1, 0BUS,		
15N 0152 D0 30 T=L_NSL0T 15N 0153 1F((XFSL0T)FAC,T)-E0.1)-AND.(XFACSCTL,FAC,T)-E0.1)] GD T0 100 15N 0155 30 CUNTINUE 15N 0156 DBUS × FOBUS (FAC) 15N 0157 DELAY × FOLV (FAC, T)-E0.1) AND.(XBUSSC(T, OBUS, DELAY)-NE.0)] x 60 T0 100 x 60 T0 100 15N 0163 X (16005(TNS, OBUS+T)-NE.0) - AND.(XBUSSC(T, OBUS+T, DELAY)-NE.0) - AND. x 15N 0163 X (1885Y(18805)=1 15N 0164 xBBSY(18805)=1 15N 0165 X (1885Y(18805)=1 15N 0164 xBBSY(18805)=1 15N 0166 D0 32 T=1,NSL0T 15N 0167 1F(XFSDUFFLC,T)=E0.0) GD T0 32 15N 0166 D0 32 T=1,NSL0T 15N 0167 XFLXSCT,AC,T)=E0.00 GD T0 32 15N 0168 XFLXSCT,AC,T)=E0.00 GD T0 32 15N 0177 XBUSSCT,BUSS,DELAY)=XBUST,INS, 6BUS1 15N 0171 32 CDATINUE 15N 0177 XBUSSCT,BUSS,DELAY)=XBUST,INS, 6BUS1 15N 0177 XBUSSCT,BUSS,DELAY)=XBUST,INS, 6BUS1		
15N 0153 1Ff(XFSL0T(FAC,T).EQ.1).AND.(XFACSC(1,FAC,T).EQ.1)) G0 T0 100 15N 0155 30 CONTINUE 15N 0156 DBUS×KF0BUS(FAC) 15N 0157 DELAY.*RPLY(FAC) 15N 0157 DELAY.*RPLY(FAC) 15N 0157 DELAY.*RPLY(FAC) 15N 0157 DELAY.*RPLY(FAC) 15N 0158 IFf(XR0BUS(1NS,0BUS+1).NC,0).AND.(XBUSSC(1,0BUS+1,DELAY).NE.0).AND. 15N 0160 1Ff(XR0BUS(1NS,0BUS+1).NC,0).AND.(XBUSSC(1,0BUS+1,DELAY).NE.0).AND. 15N 0160 1F(XR0BUS(1NS,0BUS+1).NC,0).AND.(XBUSSC(1,0BUS+1,DELAY).NE.0).AND. 15N 0160 1F(XR0BUS(1NS,0BUS+1).NC,0).AND.(XBUSSC(1,0BUS+1,DELAY).NE.0).AND. 15N 0160 X(10304)1.LE.NXBUSD10 100 15N 0163 X1895Y(1NBUS)=1 15N 0164 XBUSSY(0AD)=1 15N 0165 XBUSF(1NSUD)=1 15N 0166 D 32 1=1.NSLOT 15N 0167 IF(XSUDF(FAC,T)=E0.0) GD TO 32 15N 0167 IF(XSUDF(FAC,T)=KDUFF1 15N 0167 XFLOSCI(1,FAC,T)=KDUFF1 15N 0177 XAUSSC(1,0BUS, DELAY)=XBUFF1(INS,1) 15N 0173 XBUSSC(1,0BUS, DELAY)=XBUFF1(INS,1) 15N 0174 XBUSSC(1,0BUS, DELAY)=XBUFF1(INS,1) 15N 0175 IF(XBUSSCI) <td></td>		
15N 0155 30 CONTINUE 15N 0156 DBUS EXPOSUS (FAC) 15N 0157 DELAX=XF0LV(FAC) 15N 0157 DELAX=XF0LV(FAC) 15N 0158 IF(XF0BUS1 NS:0BUS1, NE:0) . AND. (XBUSSC(1;0BUS; DELAY).NE:0) . AND. 15N 0150 IF(XF0BUS1 INS:0BUS1, NE:0) . AND. (XBUSSC(1;0BUS+1,DELAY).NE:0) . AND. 15N 0152 SUGCESS. MARK GO AND SET SHIFT CELLS 15N 0152 SUGCESS. MARK GO AND SET SHIFT CELLS 15N 0154 XBBSY(INSUS1) 15N 0155 XBUFF1 NBUS1= 15N 0154 XBBSY(INSUS1) 15N 0155 XBUFF1 NBUS1= 15N 0156 XBUFF1 NBUS1 15N 0156 XBUFF1 NBUFF1 15N 0156 XBUFF1 NBUFF1 15N 0156 XAUFF1 NEUFF1 15N 0157 IFX 0156, IFAC; 1) = 1 15N 0156 XAUFF1 NBUFF1 15N 0170 XFACSC(1;FAC; 1) = 1 15N 0171 XBUSSC(1;OBUS,DELAY) = XOBUS1 INS;0BUS) 15N 0172 XBUSSC(1;OBUS,DELAY) = XOBUFF1 INS;1) 15N 0173 XBUSSC(1;OBUSS+1,DELAY) = XOBUFF1 INS;2) 15N 0174 XBUSSC(1;OBUSS+1,DELAY) = XOBUFF1 INS;1) 15N 0175 IFX XBUSSC(1;OBUSS+1,DELAY) = XOBUFF1 INS;1) <td></td>		
15N 0155 30 CONTINUE 15N 0156 DBUS \$KPOLWS (FAC) 15N 0157 DELAY=XFOLV (FAC) 15N 0157 DELAY=XFOLV (FAC) 15N 0157 DELAY=XFOLV (FAC) 15N 0157 DELAY=XFOLV (FAC) 15N 0158 I F(1XGBUS (INS, DBUS), NE, 0), AND, (XBUSSC(1, DBUS+1, DELAY), NE, 0), AND, 15N 0152 SUGESS, MARK GO AND SET SHIFT CELLS 15N 0152 SUGESS, MARK GO AND SET SHIFT CELLS 15N 0154 XBBSY(INUS)=1 15N 0155 XBUFF1 (XBUFF1) 15N 0156 D3 2 T=1 NSLOT 15N 0156 D3 2 T=1 NSLOT 15N 0156 D3 2 T=1 NSLOT 15N 0157 FEASC(1, FAC, T) = CO TO 32 15N 0156 D3 2 T=1 NSLOT 15N 0157 FEASC(1, FAC, T) = CO TO 32 15N 0157 YACSC(1, FAC, T) = CO TO 32 15N 0157 TEASUSC(1, FAC, T) = XOUFF1 15N 0170 XACSC(2, FAC, T) = XOUFF1 (INS, 1) 15N 0177 XBUSSC(1, OBUS, DELAY) = XOBUFF (INS, 1) 15N 0175 FEASUSC(1, FAC, T) = XOUSSC(1, FAC, T) = XOUFF1 (INS, 1) 15N 0175 FEASUSC(1, ACUT) = XOUSSC(1, SACUT) = XOUFF1 (INS, 1) 15N 0177 KAUSSC(1, OBUS,		
ISN 0156 DBUS=XFDBUS(FAC) ISN 0157 DELAY=XFDIX(FAC) ISN 0158 IF((X0RUS(INS;0AUS).NE.0).AND.(XAUSSC(I;0BUS;0ELAY).NE.0)) x GO TO 100 IF((X0RUS(INS;0AUS+I).NE.0).AND.(XAUSSC(I;0BUS;0ELAY).NE.0)) x (GO TO 100 IF((X0RUS(INS;0AUS+I).NE.0).AND.(XAUSSC(I;0BUS;0ELAY).NE.0).AND. x (103US1).LE.XBUSD) GO TO 100 C c SUCCESS. MARK GO AND SET SHIFT CELLS ISN 0162 SI CONTINUE ISN 0163 X189SY(INBUS)=1 ISN 0164 XB85SY(0AUX)=1 ISN 0165 XB0FFI=X80FF(INS;1) ISN 0166 D0 32 T=1,NSLOT ISN 0167 IF(XFSLOT(FAC;T)=K0.0) GO TO 32 ISN 0169 XFACSC(I;FAC;T)=X80FF1 ISN 0170 XFACSC(I;FAC;T)=X80UFF1 ISN 0171 3E CONTINUE ISN 0172 X80USSC(1:0BUS;0ELAY)=X80UFF(INS;0EUS) ISN 0173 XBUSSC(1:0BUS;0ELAY)=X80UFF(INS;1) ISN 0174 X80USSC(1:0BUS;1).E0.0) GO TO 95 ISN 0175 IF(X0BUS;1).E0.2) GO TO 95 ISN 0176 X80USSC(1:0BUS;1).E0.2) GO TO 95 ISN 0178 X80USSC(1:0BUS;1).E0.2) GO TO 95 ISN 0182 GO TO 95 ISN 0183 <t< td=""><td></td></t<>		
ISN 0157 DELAY=XPDV(FAC) ISN 0158 IF((XR0US(INS,OBUS), NE.0), AND.(XRUSSC(I,OBUS,DELAY), NE.0), AND. ISN 0160 IF((XR0US(INS,OBUS), NE.0), AND.(XRUSSC(I,OBUS,IT,DELAY), NE.0), AND. X (IOBUS(INS,OBUS), OD 100 X (IOBUS+I), LE, NXRUS)) GO TO 100 C SUCCESS, MARK GO AND SET SHIFT CELLS ISN 0162 31 CONTINUE ISN 0163 XBBSY(INBUS)=1 ISN 0164 XBBSY(INBUS)=1 ISN 0165 XBUFFI FAC,TI, E0.0) GO TO 32 ISN 0166 D0 32 T=1, MSLOT ISN 0167 F[XFSIGTFAC,T] = SUBUFFI ISN 0167 XFACSC(1, FAC, T) = 1 ISN 0167 XFACSC(1, FAC, T) = 1 ISN 0167 XFACSC(1, FAC, T) = SUBUFI (INS, 0BUS) ISN 0170 XFACSC(1, FAC, T) = XBUFFI (INS, 10 ISN 0171 32 CONTINUE ISN 0172 XBUSSC(1, OBUS, DELAY) = XBUS(INS, 0BUS) ISN 0173 XBUSSC(1, OBUS, DELAY) = XBUFFI (INS, 20 ISN 0174 XBUSSC(1, OBUS, DELAY) = XBUFFI (INS, 10 ISN 0175 IF(XDUS(INS, OBUS) (INS, 0BUS+1) ISN 0177 IF(IOBUS+1), E0.0) GO TO 95 ISN 0177 IF(IOBUS+1), E0LAY) = XBUFFI (INS, 10 ISN 0181 XBUSSC(1, OB		
ISN 0159 IF ((X0RUS) NE.0).AND.(X8USSC(1,0BUS,0ELAY).NE.0) X GO TO 100 ISN 0160 IF ((X0RUS(1NS,0BUS+1).NE.0).AND.(XBUSSC(1,0BUS+1,DELAY).NE.0).AND. X ((03US+1).LE.NX3US)) GO TO 100 SUCCESS. MARK GO AND SET SHIFT CELLS ISN 0162 31 CONTINUE ISN 0163 X1B9SY(1NBUS)=1 ISN 0164 ABX0SY(10X)=1 ISN 0165 AUB/F1 EXUFF(1NS,1) ISN 0166 00 32 T=1,NSLOT ISN 0166 01 32 T=1,NSLOT ISN 0167 IF (XFSUFF(1NS,1) ISN 0167 AFACSC(1,FAC,1)=E ISN 0169 XFACSC(1,FAC,1)=RUFF(1NS,1) ISN 0170 XFACSC(2,FAC,1)=X0BUFF(1NS,1) ISN 0170 XFACSC(2,FAC,1)=X0BUFF(1NS,1) ISN 0171 32 CONTINUE ISN 0172 XBUSSC(1,FAU)=XBUFF(1NS,1) ISN 0173 KBUSSC(1,0BUS,0ELAY)=XBUS(INS,0BUS) ISN 0174 XBUSSC(2,0BUS,1),E0.0) CO TO 95 ISN 0175 IF (X0BUS(1N),0BUS+1),E0.0) CO 10 95 ISN 0177 IF ((0BUS+1),0ELAY)=X0BUS(INS,0BUS+1) ISN 0178 XBUSSC(1,0BUS)=X0BUS(INS,0BUS+1) ISN 0179 RAUSSC(1,0BUS+1),E0.0) CO 10 95 ISN 0177 IF ((0BUS+1),0ELAY)=X0BUS(INS,0BUS+1) ISN 0181 XBUSSC(1,0BUS+1),DELAY)=X0BUS(INS,0BUS+1) ISN 0181 XBUSSC(1,0BUS+1,0ELAY)=X0BUS(INS,0BUS+1) ISN 0182 C 0T 0 95 SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK ISN 0184 B0X=X0DX(FAC) ISN 0185 IF (X0BX)EQ.1) GO TO 60 306		
x 60 T0 100 ISN 0160 IF(XRBUSTINS:0BUSH): NE: 0] . AND. (XBUSSC(1;0BUS+1;0ELAY). NE: 0] . AND. x ((0BUS+1):LE:NXBUS)) G0 T0 100 C SUCCESS: MARK GO AND SET SHIFT CELLS ISN 0162 31 CONTINUE SUCCESS: MARK GO AND SET SHIFT CELLS ISN 0163 X BBSY (INSU)=1 SUCCESS: MARK GO AND SET SHIFT CELLS ISN 0164 XBRSY (INSU)=1 SUCCESS: MARK GO AND SET SHIFT CELLS ISN 0165 XBUFFI=XBUFF(INS,1) SUCCESS: MARK GO AND SET SHIFT CELLS ISN 0165 XBUFFI=XBUFF(INS,1) SUCCESS: MARK GO AND SET SHIFT CELLS ISN 0165 XBUFFI=XBUFF(INS,1) SUCCESS: MARK GO AND SET SHIFT CELLS ISN 0165 XBUFFI=XBUFF(INS,1) SUCCESS: MARK GO AND SET SHIFT CELLS ISN 0167 IF(XF:IOT(FAC,TI:E0:O) GO TO 32 SUCCESS SUCCESS ISN 0170 XFACSC1;FAC,TI:E0:OI GO TO 32 SUCCESS SUCCESS ISN 0171 32 CONTINUE SUCEAT)=XBUFF(INS,1) SUCEAT)=XBUFF(INS,1) ISN 0173 XBUSSC(1;0BUS+1):FC:OI F(INS,2) SUS SUS SUS ISN 0174 XBUSSC(1;0BUS+1):FC:OI F		
ISN 0160 IFF(IX0BUSTINS,DBUS+1).NE,0).AND.(XBUSSC1,0BUS+1,DELAY).NE.0).AND. X (103US+1).LE.NXBUS) 10 TO 100 C SUCCESS. MARK 60 AND SET SHIFT CELLS ISN 0162 31 CONTINUE ISN 0163 X1895Y(INBUS)=1 ISN 0164 X805Y(90X)=1 ISN 0165 X805Y(90X)=1 ISN 0166 D0 32 T=1,NS10T ISN 0166 D0 32 T=1,NS10T ISN 0167 IF(X7E,T1).E0.0) GD TO 32 ISN 0167 IF(X7E,T1).E0.0) GD TO 32 ISN 0167 IF(X7E,T3UFFAC,T1).E0.0) GD TO 32 ISN 0167 IF(X7E,T3UFFAC,T1).E0.0) GD TO 32 ISN 0170 XFACSC(1,FAC,T1).E0.0) GD TO 32 ISN 0171 32 CONTINUE ISN 0172 XBUSSC(1,0BUS,DELAY)=X0BUFFINS,11 ISN 0173 XBUSSC(2,0BUS,DELAY)=X8UFFINS,21 ISN 0174 XBUSSC(2,0BUS+1).E0.0) GD TO 95 ISN 0175 IF(X0BUS+1).GT.XBUSF GD TO 95 ISN 0176 XBUSSC(2,0BUS+1,DELAY)=X0BUFF(INS,21) ISN 0181 XBUSSC(2,0BUS+1,DELAY)=X0BUFF(INS,21) ISN 0182 Contine to HANDLE MULT IDENT FAC INTLK ISN 0183 C49 CONTINE O INBUS CONFLICTS IN X ISN 0184		
x (10305+1).1.E.NXBUS) 60 T0 100 C SUCCESS. MARK 60 AND SET SHIFT CELLS ISN 0162 31 CONTINUE ISN 0163 XIB9SY(INBUS)=1 ISN 0164 XBX05Y(INXS)=1 ISN 0165 XB0FF1=XBUFF(INS,1) ISN 0166 D0 32 T=1,NSLOT ISN 0167 IF(XFSLOT(FAC,T).EQ.0) GD T0 32 ISN 0167 IF(XFSLOT(FAC,T).=1 ISN 0167 XFACSC(2),FAC,T)=XBUFF1 ISN 0170 XFACSC(2),FAC,T)=XBUFF1 ISN 0171 32 CONTINUE ISN 0172 XBUSSC(1),F0BUS) =XDBUSTINS;0BUS) ISN 0173 XBUSSC(1),F0BUS+1)=XBUFF(INS,2) ISN 0174 XDUSSC(2),0BUS-10ELAY)=XBUFF(INS,2) ISN 0175 IF(XDBUS+1,0ELAY)=XBUFF(INS,1) ISN 0174 XBUSSC(1),0BUS+1),E0.OI 00 T0 95 ISN 0175 IF(XDBUS+1,0ELAY)=XBUFF(INS,1) ISN 0180 XBUSSC(1),0BUS+1,0ELAY)=XBUFF(INS,1) ISN 0181 XBUSSC(1),0BUS+1,0ELAY)=XBUFF(INS,1) ISN 0182 G0 T0 95 C SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK ISN 0184 BOX=XF0BX(FAC) ISN 0185 IF(XBXBSY		
C SUCCESS. MARK GO AND SET SHIFT CELLS ISN 0162 31 CONTINUE ISN 0163 XIB9SY(INBUS)=1 ISN 0164 XBABSY(INBUS)=1 ISN 0165 XBUFF[IXSUFF(INS,1) ISN 0166 D0 32 T=1,NSL0T ISN 0167 IF(XFSL0T(FAC,T)=C0.0) GD TO 32 ISN 0167 XFACSC(1,FAC,T)=1 ISN 0167 XFACSC(1,FAC,T)=1 ISN 0170 XFACSC(1,FAC,T)=XBUFF1 ISN 0171 32 CONTINUE ISN 0172 XBUSSC(1,OBUS,DELAY)=XBUFF(INS,1) XBUSSC(2,OBUS,DELAY)=XBUFF(INS,2) ISN 0173 XBUSSC(1,OBUS+1)=E0.0) GD TO 95 ISN 0177 IF(XBUS(1),OELAY)=XBUFF(INS,1) ISN 0170 XBUSSC(2,OBUS+1.0ELAY)=XBUFF(INS,1) ISN 0177 IF(XBUS(1),OELAY)=XBUFF(INS,2) ISN 0177 IF(XBUS(1),OELAY)=XBUFF(INS,2) ISN 0179 XBUSSC(2,OBUS+1.0ELAY)=XBUFF(INS,2) ISN 0179 XBUSSC(2,OBUS+1.0ELAY)=XBUFF(INS,2) ISN 0180 XBUSSC(2,OBUS+1.0ELAY)=XBUFF(INS,2) ISN 0181 XBUSSC(2,OBUS+1.0ELAY)=XBUFF(INS,2) ISN 0182 GO TO 95 SEC ROUTINE TO HANDLE MULT IDENT FAC INTLK ISN 0183 49 CONTINUE C NO INBUS CONFLICTS IN X ISN 0184 IF(XBXBSY(BOX),EQ.1) GO TO 60 306 I. CONWOY		
ISN 0162 31 CONTINUE ISN 0163 XIBBSY(INBUS)=1 ISN 0164 XBXBY(IOX)=1 ISN 0165 XBUFF1=XBUFF(INS,1) ISN 0166 D0 32 T=1,NSL0T ISN 0167 IF(XFSL0T(FAC,T)=6,0) GD TO 32 ISN 0169 XFACSC(1,FAC,T)=XBUFF1 ISN 0170 XFACSC(2,FAC,T)=XBUFF1 ISN 0171 32 CONTINUE ISN 0172 XBUSSC(1,DBUS,DELAY)=XOBUS(INS,OBUS) ISN 0173 XBUSSC(1,OBUS,DELAY)=XBUFF(INS,2) ISN 0174 XBUSSC(1,OBUS,DELAY)=XBUFF(INS,2) ISN 0175 IF(XDBUS(1),GT,NXBUS) GD TO 95 ISN 0176 XBUSSC(1,OBUS+1)+E0.01 GO TO 95 ISN 0177 IF(10BUS+1),GT,NXBUS) GD TO 95 ISN 0180 XBUSSC(1,DBUS+1)=XBUFF(INS,1) ISN 0180 XBUSSC(1,DBUS+1,DELAY)=XBUFF(INS,2) ISN 0180 XBUSSC(1,DBUS+1,DELAY)=XBUFF(INS,2) ISN 0180 XBUSSC(1,DBUS+1,DELAY)=XBUFF(INS,2) ISN 0180 XBUSSC(1,DBUS+1,DELAY)=XBUFF(INS,2) ISN 0181 XBUSSC(1,DBUS+1,DELAY)=XBUFF(INS,2) ISN 0182 GO TO 95 ISN 0184 XBUSSC(1,DBUS+1,DELAY)=XBUFF(INS,2) ISN 0184 EOX=RDUX(FAC)		
1SN 0163 X1885Y(1NBUS)=1 1SN 0164 XBUSY(80X)=1 1SN 0165 XBUFF1=XBUFF(1NS,1) 1SN 0166 D0 32 T=1,NSL07 1SN 0166 D0 32 T=1,NSL07 1SN 0166 D0 32 T=1,NSL07 1SN 0167 TF(XFSL0T[FAC,T]=XBUFF1 1SN 0167 XFACSC(1,FAC,T)=XBUFF1 1SN 0170 XFACSC(1,T)=XBUFF1 1SN 0171 32 CONTINUE 1SN 0172 XBUSSC(1,0BUS,DELAY)=X0BUS(1NS,0BUS) 1SN 0173 XBUSSC(2,0BUS,DELAY)=X0BUFF(INS,1) 1SN 0174 XBUSSC(2,0BUS,DELAY)=XBUFF(INS,2) 1SN 0175 TF(XBUS(1N,0BUS+1),EQ.0) GO T0 95 1SN 0174 XBUSSC(1,0BUS+1,0ELAY)=XBUFF(INS,10 1SN 0177 TF((GBUS+1,0ELAY)=XBUFF(INS,10 1SN 0180 XBUSSC(2,0BUS+1,0ELAY)=XBUFF(INS,10 1SN 0181 XBUSSC(2,0BUS+1,0ELAY)=XBUFF(INS,12) 1SN 0182 G0 T0 95 1SN 0182 G0 T0 95 1SN 0183 49 CONTINUE C SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK 1SN 0184 BUS=XBOX(FAC) ISN 0185 IF(XBXBSY(BOX),EQ.1) GO TO 60 3206		
ISN 0164 XBXBSY(B0X)=1 ISN 0165 XBUFF[=XBUFF(INS,1) ISN 0166 D0 32 [=1,NsL0] ISN 0167 IF(XFSL0T(FAC,T)=C0.0) GD T0 32 ISN 0167 XFACSC(1,FAC,T)=1 ISN 0169 XFACSC(1,FAC,T)=1 ISN 0170 XFACSC(1,FAC,T)=XBUFF1 ISN 0170 XFACSC(2,FAC,T)=XBUFF(INS,0BUS) ISN 0171 32 CONTINUE ISN 0172 XBUSSC(1,0BUS,DELAY)=XDUFF(INS,2) ISN 0173 XBUSSC(2,0BUS,DELAY)=XBUFF(INS,2) ISN 0174 XBUSSC(3,0BUS,DELAY)=XBUFF(INS,2) ISN 0175 IF(XDBUS(1),ST,NZBUS) GD T0 95 ISN 0177 IF(10BUS+1).EQ.0) GD T0 95 ISN 0177 IF(10BUS+1).FLAY)=XDUFF(INS,1) ISN 0180 XBUSSC(1,DBUS+1,DELAY)=XDUFF(INS,1) ISN 0181 XBUSSC(2,DRUS+1,DELAY)=XDUFF(INS,1) ISN 0181 XBUSSC(2,DRUS+1,DELAY)=XDUFF(INS,1) ISN 0181 XBUSSC(2,DRUS+1,DELAY)=XDUFF(INS,1) ISN 0182 G0 T0 95 ISN 0183 49 CONTINUE C SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK ISN 0184 BOX=XBOX(FAC) ISN 0185 IF(XBXBSY(BOX).EQ.1) GO TO 60 <td c<="" td=""><td></td></td>	<td></td>	
ISN 0165 XBUFFI=XBUFF(INS,1) ISN 0166 DD 32 T=1,NSLOT ISN 0167 IF(XFSLOTIFAC,T)=E0.0) GD TO 32 ISN 0167 IF(XFSLOTIFAC,T)=E0.0) GD TO 32 ISN 0167 XFACSC12,FAC,T)=1 ISN 0167 XFACSC12,FAC,T)=XBUFF1 ISN 0170 XFACSC12,FAC,T)=XBUFF1 ISN 0171 32 CONTINUE ISN 0172 XBUSSC12,0BUS,DELAY)=XBUFF(INS,1) ISN 0173 XBUSSC12,0BUS,DELAY)=XBUFF(INS,2) ISN 0174 XBUSSC12,0BUS,DELAY)=XBUFF(INS,2) ISN 0175 IF(XBUS(INS,0BUS+1),EQ.0) GO TO 95 ISN 0177 IF(10BUS+1).GT.NXBUS) GO TO 95 ISN 0177 IF(10BUS+1).GLAY)=XDUFF(INS,1) ISN 0177 IF(10BUS+1,DELAY)=XBUFF(INS,1) ISN 0180 XBUSSC13,0BUS+1,DELAY)=XBUFF(INS,2) ISN 0181 XBUSSC13,0BUS+1,DELAY)=XBUFF(INS,2) ISN 0182 GO TO 95 ISN 0183 49 CONTINUE C NO INBUS CONFLICTS IN X ISN 0184 BOX=XBOX(FAC) ISN 0185 IF(XBXBSY(BOX),EQ.1) GO TO 60 3206 L. CONWCAY		
ISN 0166 D0 32 T=1,NSL0T ISN 0167 IF(XFSL0T(FAC,T)=0.0) GD TO 32 ISN 0169 XFACSC(1,FAC,T)=1 ISN 0170 XFACSC(2,FAC,T)=XBUFF1 ISN 0171 32 CONTINUE ISN 0172 XBUSSC(1,0BUS,0ELAY)=X0BUS(INS,0BUS) ISN 0173 XBUSSC(2,0BUS,0ELAY)=XBUFF1(INS,1) ISN 0174 XBUSSC(2,0BUS,0ELAY)=XBUFF1(INS,2) ISN 0175 IF(X0BUS(INS,0BUS+1).E0.0) GO TO 95 ISN 0177 IF(10BUS+1).0T.NXBUS GO TO 95 ISN 0177 IF(10BUS+1).0T.NXBUS(INS,10BUS+1) ISN 0179 XBUSSC(1,0BUS+1,0ELAY)=X0BUF(INS,1) ISN 0180 XBUSSC(2,0BUS+1,0ELAY)=XBUFF(INS,2) ISN 0180 XBUSSC(2,0BUS+1,0ELAY)=XBUFF(INS,2) ISN 0181 XBUSSC(2,0BUS+1,0ELAY)=XBUFF(INS,2) ISN 0182 GO TO 95 C SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK ISN 0183 49 CONTINUE C NO INBUS CONFLICTS IN X ISN 0184 BOX=XBOX(FAC) ISN 0185 IF(XBXBY(BOX).E0.1) GO TO 60		
ISN 0167 IF(XFSL0T(FAC,T).E0.0) G0 T0 32 ISN 0169 XFACSC(1,FAC,T)=1 ISN 0170 XFACSC(2,FAC,T)=X8UFF1 ISN 0171 32 CONTINUE ISN 0172 XBUSSC(1,08US,0ELAY)=X8UFF(INS,1) ISN 0173 XBUSSC(2,0BUS,0ELAY)=X8UFF(INS,1) ISN 0174 XBUSSC(2,0BUS,0ELAY)=X8UFF(INS,1) ISN 0175 IF(X0BUS(INS,0BUS+)).E0.0) G0 T0 95 ISN 0176 IF(10BUS+1).GT.NXBUS) G0 T0 95 ISN 0177 IF(10BUS+1).GT.NXBUS) G0 T0 95 ISN 0179 XBUSSC(1,0BUS+1,0ELAY)=X8UFF(INS,1) ISN 0179 XBUSSC(1,0BUS+1,0ELAY)=X8UFF(INS,1) ISN 0180 XBUSSC(1,0BUS+1,0ELAY)=X8UFF(INS,2) ISN 0181 XBUSSC(1,0BUS+1,0ELAY)=X8UFF(INS,2) ISN 0182 G0 T0 95 SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK ISN 0183 49 CONTINUE C SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK ISN 0184 B0X=XB0X(FAC) ISN 0185 IF(XBXBSY(B0X).EQ.1) G0 T0 60 306 If(XBXBSY(B0X).EQ.1) G0 T0 60		
ISN 0169 XFACSC(1,FAC,T)=1 ISN 0170 XFACSC(2,FAC,T)=XBUFF1 ISN 0171 32 CONTINUE ISN 0172 XBUSSC(1,OBUS,DELAY)=XBUFF(INS,1) ISN 0173 XBUSSC(2,OBUS,DELAY)=XBUFF(INS,2) ISN 0174 XBUSSC(1,OBUS,DELAY)=XBUFF(INS,2) ISN 0175 IF(XOBUS(INS,OBUS+1),EQ.O) GO TO 95 ISN 0177 IF(XOBUS+1),EQ.O) GO TO 95 ISN 0179 XBUSSC(1,OBUS+1,DELAY)=XBUFF(INS,1) ISN 0179 XBUSSC(2,OBUS+1,OBUS+1),ELAY)=XBUFF(INS,1) ISN 0180 XBUSSC(2,OBUS+1,DELAY)=XBUFF(INS,2) ISN 0181 XBUSSC(2,OBUS+1,DELAY)=XBUFF(INS,2) ISN 0182 GO TO 95 SU 0182 GO TO 95 SU 0182 GO TO 95 SU 0183 XBUSSC(2,OBUS+1,DELAY)=XBUFF(INS,2) ISN 0184 XBUSSC(2,OBUS+1,DELAY)=XBUFF(INS,2) ISN 0183 49 CONTINUE O INBUS CONFLICTS IN X ISN 0184 BOX=XBOX(FAC) IF(XBXBSY(BOX).EQ.1) GO TO 60 ISN 0185 IF(XBXBSY(BOX).EQ.1) GO TO 60		
ISN 0170 XFACSC(2,FAC,T)=XBUFF1 ISN 0171 32 CONTINUE ISN 0171 32 CONTINUE ISN 0172 XBUSSC(1,0BUS,0ELAY)=XBUFF(INS,1) ISN 0173 XBUSSC(2,0BUS,0ELAY)=XBUFF(INS,2) ISN 0174 XBUSSC(2,0BUS,0ELAY)=XBUFF(INS,2) ISN 0175 IF(X0BUS(INS,0BUS+1).E0.0) GO TO 95 ISN 0177 IF(C0BUS+1).6C.0) GO TO 95 ISN 0177 IF(C0BUS+1).E0LAY)=X0BUS(INS,0BUS+1) ISN 0177 XBUSSC(2,0BUS+1,0ELAY)=X0BUS(INS,0BUS+1) ISN 0179 XBUSSC(2,0BUS+1,0ELAY)=XBUFF(INS,1) ISN 0180 XBUSSC(2,0BUS+1,0ELAY)=XBUFF(INS,2) ISN 0181 XBUSSC(3,0BUS+1,DELAY)=XBUFF(INS,2) ISN 0182 GO TO 95 C SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK ISN 0183 49 CONTINUE C NO INBUS CONFLICTS IN X ISN 0184 BOX=XBOX(FAC) ISN 0185 IF(XBXBSY(BOX).EQ.1) GO TO 60		
ISN 0171 32 CONTINUE ISN 0172 XBUSSC(1, DBUS, DELAY) = XBUFF(INS, 1) ISN 0173 XBUSSC(2, DBUS, DELAY) = XBUFF(INS, 1) ISN 0174 XBUSSC(3, OBUS, DELAY) = XBUFF(INS, 2) ISN 0174 XBUSSC(3, OBUS, DELAY) = XBUFF(INS, 2) ISN 0175 IF(X0BUS(INS, OBUS+1), EQ.O) GO TO 95 ISN 0177 IF(10BUS+1), GF.NRBUS) GO TO 95 ISN 0179 XBUSSC(2, OBUS+1, DELAY) = X0BUS(INS, 0BUS+1) ISN 0180 XBUSSC(2, OBUS+1, DELAY) = X0BUFF(INS, 1) ISN 0181 XBUSSC(2, OBUS+1, DELAY) = X0BUFF(INS, 2) ISN 0181 XBUSSC(2, OBUS+1, DELAY) = XBUFF(INS, 2) ISN 0182 GO TO 95 C SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK ISN 0183 49 CONTINUE C NO INBUS CONFLICTS IN X ISN 0184 BOX=XBOX(FAC) ISN 0185 IF(XBXBSY(BOX), EQ.1) GO TO 60		
ISN 0172 XBUSSC(1,0BUS,DELAY)=X0BUS(INS,0BUS) ISN 0173 XBUSSC(2,0BUS,DELAY)=XBUFF(INS,1) ISN 0174 XBUSSC(2,0BUS,DELAY)=XBUFF(INS,2) ISN 0175 IF(X0BUS(INS,0BUS+1).EQ.0) GO TO 95 ISN 0177 IF(IOBUS+1).GT.NXBUS) GU TO 95 ISN 0179 XBUSSC(1,0BUS+1,DELAY)=X0BUS(INS,0BUS+1) ISN 0179 XBUSSC(1,0BUS+1,DELAY)=X0BUS(INS,0BUS+1) ISN 0180 XBUSSC(2,0BUS+1,DELAY)=XBUFF(INS,1) ISN 0181 XBUSSC(3,0BUS+1,DELAY)=XBUFF(INS,2) ISN 0182 GO TO 95 C SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK ISN 0183 49 CONTINUE C NO INBUS CONFLICTS IN X ISN 0184 BOX=XBOX(FAC) ISN 0185 IF(XBXBSY(BOX).EQ.1) GO TO 60		
ISN 0173 XBUSSC(2,0BUS,DELAY)=XBUFF(INS,1) ISN 0174 XBUSSC(3,0BUS,DELAY)=XBUFF(INS,2) ISN 0175 IF(XDBUS(INS,0BUS41),E0,0) GO TO 95 ISN 0177 IF((0BUS+1),0T.NXBUS) GO TO 95 ISN 0179 XBUSSC(1,0BUS+1,0ELAY)=XDUFF(INS,1) ISN 0180 XBUSSC(1,0BUS+1,0ELAY)=XBUFF(INS,1) ISN 0180 XBUSSC(1,0BUS+1,0ELAY)=XBUFF(INS,2) ISN 0181 XBUSSC(3,0BUS+1,0ELAY)=XBUFF(INS,2) ISN 0182 GO TO 95 C SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK ISN 0183 49 CONTINUE C NO INBUS CONFLICTS IN X ISN 0184 BOX=XBOX(FAC) ISN 0184 BOX=XBOX(FAC) ISN 0185 IF(XBXBSY(BOX),EQ.1) GO TO 60		
ISN 0174 XBUSSC(3,0BUS,DELAY)=XBUFF(INS,2) ISN 0175 IF(X0BUS(INS,0BUS+1),E0.0) G0 T0 95 ISN 0177 IF((0BUS+1).GT.NXBUS) G0 T0 95 ISN 0179 XBUSSC(1,0BUS+1,DELAY)=X0BUS(INS,0BUS+1) ISN 0180 XBUSSC(2,0BUS+1,DELAY)=X0BUFF(INS,1) ISN 0181 XBUSSC(3,0BUS+1,DELAY)=X0BUFF(INS,2) ISN 0182 G0 T0 95 C SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK ISN 0183 49 CONTINUE C NO INBUS CONFLICTS IN X ISN 0184 B0X=XB0X(FAC) ISN 0185 IF(XBXBSY(B0X).EQ.1) G0 T0 60		
ISN 0174 XBUSSC(3,0BUS,DELAY)=XBUFF(INS,2) ISN 0175 IF(X0BUS(INS,0BUS+1),E0.0) GO TO 95 ISN 0177 IF((0BUS+1),GT.NXBUS) GO TO 95 ISN 0179 XBUSSC(1,0BUS+1,DELAY)=X0BUS(INS,0BUS+1) ISN 0180 XBUSSC(2,0BUS+1,DELAY)=X0BUFF(INS,1) ISN 0181 XBUSSC(3,0BUS+1,DELAY)=X0BUFF(INS,2) ISN 0182 GO TO 95 C SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK ISN 0183 49 CONTINUE C NO INBUS CONFLICTS IN X ISN 0184 BOX=XBOX(FAC) ISN 0185 IF(XBXBSY(BOX).EQ.1) GO TO 60		
ISN 0175 IF(X0BUS(INS,0BUS+1).EQ.0) G0 T0 95 ISN 0177 IF((0BUS+1).GT.NXBUS) G0 T0 95 ISN 0179 XBUSSC(1,0BUS+1,DELAY)=X0BUS(INS,0BUS+1) ISN 0180 XBUSSC(2,0BUS+1,DELAY)=X0BUFF(INS,1) ISN 0181 XBUSSC(3,0BUS+1,DELAY)=X0FF(INS,2) ISN 0182 G0 T0 95		
ISN 0177 IF((0BUS+1).GT.NXBUS) G0 TO 95 ISN 0179 XBUSSC(1,0BUS+1,DELAY)=XOBUS(INS,0BUS+1) ISN 0180 XBUSSC(2,0BUS+1,DELAY)=XBUFF(INS,1) ISN 0181 XBUSSC(3,0BUS+1,DELAY)=XBUFF(INS,2) ISN 0182 G0 TO 95 c SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK ISN 0183 49 CONTINUE c NO INBUS CONFLICTS IN X ISN 0184 BOX=XBOX(FAC) ISN 0185 IF(XBXBSY(BOX).EQ.1) GO TO 60 3 0 6 L. CONWAY		
ISN 0179 XBUSSC(1, OBUS+1, DELAY)= XBUS(INS, OBUS+1) ISN 0180 XBUSSC(2, OBUS+1, DELAY)= XBUFF(INS, 1) ISN 0181 XBUSSC(3, OBUS+1, DELAY)= XBUFF(INS, 2) ISN 0181 XBUSSC(3, OBUS+1, DELAY)= XBUFF(INS, 2) ISN 0182 G0 TO 95 C SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK ISN 0183 49 CONTINUE C NO INBUS CONFLICTS IN X ISN 0184 BOX=XBOX(FAC) ISN 0185 IF(XBXBSY(BOX), EQ.1) GO TO 60		
ISN 0180 XBUSSC(2,0BUS+1,DELAY)=XBUFF(INS,1) ISN 0181 XBUSSC(3,0BUS+1,DELAY)=XBUFF(INS,2) ISN 0182 GO TO 95 C SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK ISN 0183 49 CONTINUE C NO INBUS CONFLICTS IN X ISN 0184 BOX=XBOX(FAC) ISN 0185 IF(XBXBSY(BOX).EQ.1) GO TO 60		
ISN 0181 XBUSSC(3,0BUS+1,DELAY)=XBUFF(INS,2) ISN 0182 G0 T0 95 c SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK ISN 0183 49 CONTINUE c NO INBUS CONFLICTS IN X ISN 0184 BOX=XBOX(FAC) ISN 0185 IF(XBXBSY(BOX).EQ.1) GO TO 60 306 L. Conway		
ISN 0182 GO TO 95 C SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK ISN 0183 49 CONTINUE C NO INBUS CONFLICTS IN X ISN 0184 BOX=XBOX(FAC) ISN 0185 IF(XBXBSY(BOX).EQ.1) GO TO 60 306 L. CONWOY		
C SPEC ROUTINE TO HANDLE MULT IDENT FAC INTLK ISN 0183 49 CONTINUE C NO INBUS CONFLICTS IN X ISN 0184 BOX=XBOX(FAC) ISN 0185 IF(XBXBSY(BOX).EQ.1) GO TO 60		
ISN 0183 49 CONTINUE C NO INBUS CONFLICTS IN X ISN 0184 BOX=XBOX(FAC) ISN 0185 IF(XBXBSY(BOX).EQ.1) GO TO 60 306 L. Conway		
C NO INBUS CONFLICTS IN X ISN 0184 BOX=XBOX(FAC) ISN 0185 IF(XBXBSY(BOX).EQ.1) GO TO 60 306 L. Conway		
ISN 0184 BOX=XBOX(FAC) ISN 0185 IF(XBXBSY(BOX).EQ.1) GO TO 60 306 L. Conway		
ISN 0185 IF(X8XBSY(BOX).EQ.1) GO TO 60 306 L. Conway		
Зиб L. Conway		
L. Conway	· · · · · · · · · · · · · · · · · · ·	
L. Conway		
L. Conway		
L. Conway		
Archives		

·····		
TCN 0107	PAGE 005	
ISN 0187 ISN 0188	DO 50 T=1,NSLOT IF({XFSLOT(FAC,T).EQ.1).AND.(XFACSC(1,FAC,T).EQ.1)) GO TO 60	
ISN 0188	50 CONTINUE	
ISN 0191	OBUS=XFOBUS(FAC)	
ISN 0192	DELAY=XFDLY(FAC)	
ISN 0193	IF((XOBUS(INS,OBUS).NE.O).AND.(XBUSSC(1,OBUS,OELAY).NE.O))	
	X GO TO 60 C SUCCESS	
ISN 0195	DO 51 BUS=1+NXBUS	
ISN 0196	51 IF(BUS.NE.OBUS) XOBUS(INS,BUS)=0	
ISN 0198	<u>60 TO 31</u>	
ISN 0199	60 CONTINUE	
ISN 0200	FAC=FAC+1	
ISN 0201 ISN 0203	IF((FAC.GT.NXFAC).OR.(XFAC(INS,FAC).LE.1)) GO TO 100 GU TO 49	
ISN 0203	95 CONTINUE	
ISN 0205		
ISN 0206	IF((XSOR(INS,89).EQ.1).OR.(XDEST(INS,89).EQ.1)) QGD=QGO+1	
	C IF OP USES NO FACILITIES, AND IS NOT SPECIAL OP THEN IT	
<u> </u>	C IS A REPLACE OP, AND GOES WITHOUT INCREMENTING NGO.	
ISN 0208	IF((FAC.NE.0).OR.(SPEC.NE.0)) NGO=NGO+1	
ISN 0210	100 CONTINUE C EXIT EXECUTION	
	C CHECK FOR NOGO EXITS TO SET XHOLDT	
ISN 0211	XHOLDT=0	
ISN 0212	DO 200 I=1.NXBUF	
ISN 0213	IF((XBUFF(1,14).EQ.1).AND.(XBUFF(1,15).NE.1)) XHOLDT=1	
ISN 0215	200 CONTINUE	
	C CHECK FOR GO EXIT, ET	
ISN 0216 ISN 0217	XFRCT=0 D0 201 I=1,NXBUF	
ISN 0217	IF(XBUFF(I,15).NE.1) GO TO 201	
ISN 0220	IF (XBUFF(1,14).NE.1) GO TO 201	
ISN 0222	XBUFF(1,14)=0	
ISN 0223	XBUFF([,15)=0	
1SN 0224	IF(XBUFF(1,10),EQ.1) GO TO 202	· · · · · · · · ·
ISN 0226	201 CONTINUE	
ISN 0227	GO TO 300 C FOUND GO EXIT,ET. NOP AND MARK GO ALL CODE BENEATH IT.	
	C ALSO SET XFRCT.	
ISN 0223	202 XFRCT=1	
ISN 0229	IF(I.EQ.NXBUF) GO TO 300	
ISN 0231	I=I+1	
ISN 0232	DO 203 J=I,NXBUF	
ISN 0233	XGO(I)=1	
ISN 0234 ISN 0235	DU 204 K=1,NXREGS XSOR(J,K)=0	
ISN 0236	204 XDEST(J,K)=0	
ISN 0237	DO 205 K=1,10	
ISN 0238	205 XOBUS(J,K)=0	
	307	
		······
	chives	

75.00 -760

TE

ann àr se Ann anns

			PAGE 006	5 3
	ISN 0239	X8UFF(1,2)=0	PAGE 008	٤ ۲
	ISN 0240	DO 206 K=9,15		Ş
	ISN 0241	206 XBUFF(J,K)=0		9
	ISN 0242	DO 207 K=1,NXFAC		
	ISN 0243	XFAC(J,K)=0		8 6
	ISN 0244	207 CONTINUE		0
	ISN 0245 ISN 0246	203 CONTINUE 300 CONTINUE		1
	134 0240			2
		C CALL BOSEX TO SAVE .1 BOS CONTROL TRIGGER VALUES.		
	ISN 0247	CALL BOSEX		
		CIF SKIP NOT TAKEN, REMOVE FLAGS FROM ALL OPS THRU 1ST SKIP		
	ISN 0248	DO 85 I=1,NXBUF		
	ISN 0249	IF(XBUFF(I,11).EQ.0) XBUFF(I,9)=0 IF(XBUFF(I,13).EQ.1) GO TO 86		
	ISN 0251 ISN 0253	85 CONTINUE		
	ISN 0255	86 CONTINUE	· · · · · · · · · · · · · · · · · · ·	
	13/ 02/4			
	ISN 0255	RETURN		
	ISN 0256	END		
	······			
	· · · · · · · · · · · · · · · · · · ·			
	· · · · · · · · · · · · · · · · · · ·			
_				·
		•		
· · ·				
	· · · · · · · · · · · · · · · · · · ·			
		308 <u>.</u>		
	L. Co	nway		
	Arch			

1.1.1

ىر يەپتەر ئىدۇ. يەر مۇنجى ت

ىرىيىتى مەربىيىتى ئىرىيىتى مەربىي

12.03

EVEL 5 DEC 66		DATE	YS/360 FORTR	AN H		DATE 67.191/03.52.31	
COMPILER	OPTIONS - NAME	MAIN.DPT=02	.LINFCNT=50.S	DURCE, FBCDIC,	NOLIST, DECK, LOAD, MA	P,NOEDIT,NOID	
ISN 0002	SUBROUTINE X	END					
ISN 0002	IMPLICIT INTE						
ISN 0004	COMMON	TIME,	IPAR1,	IPAR2,	IPAR3,		
	A AINPT,	NABUF,	ABUS(50),	XINPT,	NXBUF,		
	<u>B XBUS(50),</u>	IFADD,	IFDST,	IFRTN,	BRXP,		
	C BRAP, D AHULDT,	ER(8), XHOLDT,	BE(8), AFRCT,	ET(8), XFRCT,	NBBUF, BOSC,		
	E BNOP,	XEP,	AEP,	PH1(100),	PRINT,		
	F FSTADD,	NODOT,	NOPSC,	NDBUS,	NADSP,		
	G NXDSP	······································			······································		
ISN 0005	COMMON/RLS/	FIRST,	NAREGS,	NXREGS,	NABUS,		
	A NXBUS,	STATS,	ACON,	XCON,	AEMP,		
	<u>B XEMP,</u> C XGD(12),	MXU, NAGU,	AFULL(12), NXGO,	XFULL(12), NATEST,	AGO(12), NXTEST,		
	D NAFAC,	NXFAC,	ABUSYZ.	ABUSY(200).	· · · · ·	•	
	E XBUSY(200),						
	F XSUR(12,200)	,ADEST(12,200),XDEST(12,20	0),	AFAC(12,15),		
	G XFAC(12,15)	• • •		XFACSC(4,15,			
	H ABUSSC(4,10						
	J AUSUS(12,10) J AFOLY(15),	XFOLY(15),	•	XFOBUS(15),	0),AFIBUS(15),		
· · · · · · · · · · · · · · · · · ·	K ABUPSZ,	ABUPS(200),		ABUFUL(200),			
	L Q(10,16),	SD6A(32,2),		NOTEST,	NQGC,		
· · · · · · · · · · · · · · · · · · ·	M WINPT,	QCON,	QEMP,	MBUSY,	MFREE,		
	N LOAD,	MEMDLY,	MEMORY(16),		EAV,		
	O MXTIME,	OUTLVL,	IQ(4,16),	RTN,	LONGBR,		
	<u>P SR(8),</u> Q APASS(200),	ST(8),	SKXP, DUT(2),	SKAP, JOB(6),	NSBUF, SSTOP,		
	$\begin{array}{c} \mathbf{R} \text{MEMENT(16),} \\ \end{array}$		ABXBSY(10),		XBXBSY(10)		
ISK 0006	CUMMON/RLS/	LAST				· · · · · · · · · · · · · · · · · · ·	
ISN 0007	INTEGER OUT						
ISN 0008	COMMON/TAGS/	•					
ISN 0009	REAL MEMOLY,	МХГІМЕ					
ISN 0010 ISN 0011	REAL TIME DC 100 INS=1	NYDHE					
ISN 0012	5 IF(XGD(INS).		0				
ISN 0014		.EQ.0) GO TO					
C		JE INS					
<u> </u>		ST FOR SPECIAL					
ISN 0016		75 SHIP TO QU		9).NE.1)) GO	T O 7		
ISN 0018		AV, TIME+1.0,0,		77. NE. 177 00			
ISN 0019	IN=UINPT		••••				
ISN 0020	QINPT=QINPT+	L					
<u>C</u>		Q LETTER					
ISN 0021	Q(IN,1)=XBUF						
C ISN 0022	SET Q(IN,4)=XBUFI						
13N 0022 C	SET						
					<u></u>		
300	1						
L. Conway							
Archives							
	f						

ISN 0023	IF(Q(IN,4).NE.1) Q(IN,5)=1 PAGE 002	
	C SET Q EFF ADD	
ISN 0025	Q(IN,7)=XBUFF(INS,6)	
	C SET Q BOM	
ISN 0026	Q(IN,6)=MOD(Q(IN,7),NBOX)+1	
ISN 0027	C SET Q LOAD IF(XSOR(INS,89).EQ.1) Q(IN,2)=1	
1510 0027	$C \qquad SET Q STORE$	
ISN 0029	IF(XDEST(INS,89),EQ.1) Q(IN,3)=1	
1510 0027	C SET Q DATA VALID FOR X STORE	
ISN 0031	IF((Q(IN,5),EQ,1),AND,(Q(IN,3),EQ,1)) Q(IN,9)=1	
ISN 0033	IF(Q(IN,2).NE.1) GO TO 88	
	C SET Q DEST FUR LOADS	
ISN 0035	DU & REG=1,NXREGS	
ISN 0036	IF(XDEST(INS,REG).NE.O) Q(IN,15)=REG	
ISN 0038	8 CUNTINUE	
ISN 0039	88 CONTINUE	
	C IF STORE A, GET DATA OR SET WAIT	· · · · · · · · · · · · · · · · · · ·
ISN 0040	IF((Q(IN,3).NE.1).OR.(Q(IN,4).NE.1)) GO TO 7	
ISN 0042	IF(SDBA(1,1).NE.1) GO TO 6	
TCA. 2014	C DATA AVAIL	
ISN 0044	Q(IN,9)=1	
ISN 0045	UU = 50 I = 1, 31	
ISN 0046	SDBA(1,1)=SDBA(1+1,1) 50 SUBA(1,2)=SDBA(1+1,2)	
ISN 0047	SUBA(1,2) = SUBA(1,1,2)	
ISN 0048	SUBA(32,2)=0	
ISN 0050	GU TO 7	
ISN 0051	6 CONTINUE	
	C DATA NOT AVAIL. SET FIRST FREE WAIT BIT	
ISN 0052	DU = 1 + 31	
ISN 0053	IF (SUBA(1,2).EQ.1) GO TO 4	
ISN 0055	SUBA(1,2)=1	
ISN 0056		
ISN 0057	4 CUNTINUE	
ISN 0053	A=1	
ISN 0059	8=20000	
ISN 0060	C=102	
ISN 0061	CALL TROUBL(A,B,C)	
ISN 0062	7 CENTINUE	
	C ISSUE LRANCH OP	
ISN 0063	IF(XBUFF(INS,12).NE.1) GO TO 200	
• (C IF LUNG BRANCH, SET LUNGBR=1 TO INTLK SHORT BRANCH NXTCYC	
ISN 0065	LONGBR=0 IF((X8UFF(INS,5).NE.0).AND.(X8UFF(INS,2).NE.138)) LONGBR=1	
ISN 0066		
ISN: 0063	C IF SUCC LONG BRANCH, SET LONGBR=2 IF((LUNGBR.EQ.1).AND.(XBUFF(INS,10).EQ.1))LONGBR=2	
ISN 0070	200 CONTINUE	
1318 0010	C ISSUE SKIP-INCR SKIP POINTER, SET SR	
ISN 0071	IF(XBUFF(INS,13).NE.1) GO TO 60	
	310	
L.U.S	nway	
Arc	lives	

-

بالرجية بتجريب أرجع

PAGE 003

2 3

		PAGE 003	
ISN 0073	SR(SKXP)=1		
 ISN 0074	SKXP=SKXP+1		<u> </u>
ISN 0075	IF(SKXP.GT.NSBUF) SKXP=1		9 1
 ISN 0077	60 CONTINUE		
	C		× 80
 ISN 0078	OP = XBUFF(INS, 2)		
ISN 0079	REPL=D(0P, 32)		
 	C FIRST SET BUSY VECTOR		11 Zi
ISN 0080	DO 10 REG=1,NXREGS		
 	C IS REG A DEST		
ISN 0081	IF (XDEST(INS,REG).NE.1) GO TO 10		
 	C IGNDRE STORAGE AS DEST		
ISN 0083	IF(REG.EQ.89) GO TO 10		
 	C DOES XREG HAVE AN XBUREG		
ISN 0085	IF (XBUPS(REG).NE.1) GO TO 9		
 	C CAN THIS OP DO BACK-UP TO FRONT MOVE.		
	C I.E., IS THIS A TO X MOVE OR A COMPARE OP.		
 ISN 0087	IF(REPL.EQ.0) GO TO 9		
	C IS XBUREG FULL		
 ISN_0089	IF(XBUFUL(REG).NE.1) GO TO 99		
ISN 0091	XBUFUL(REG)=0		
 ISN 0092	ABUSY(REG)=0		
ISM 0093	GC TO 10		
ISN 0094	99 XPASS(REG)=XBUFF(INS,1)		
ISN 0095	9 XBUSY(REG)=XBUFF(INS,1)		
ISN 0096	10 CONTINUE		
	C REMOVE INS FROM BUFF		
 ISN 0097	XINPT=XINPT-1		
ISN 0098	M=NXBUF-1		
 ISN 0099	IF(INS.EQ.NXBUF) GO TO 31		
ISN 0101	DC 30 1= INS, M		
 ISN 0102	XGO(I)=XGO(I+1)		
ISM 0103	XFULL(I)=XFULL(I+1)		1
ISN 0104	00 25 J=1,25		
ISN 0105	$25 \times \text{SUFF}(I,J) = \times \text{SUFF}(I+1,J)$		1
ISN 0106	DO 26 J=1,NXKEGS		
ISN 0107	X S UR (I , J) = X S UR (I + 1 , J)		
 ISH 0108	26 XDEST(I,J)=XDEST(I+1,J)		
 ISN 0109	UG 27 FAC=1,NXFAC		1
 ISN 0110	27 XFAG(1,FAG)=XFAG(1+1,FAG)		
 ISN 0111	00 28 BUS=1,NXBUS		
ISN 0112	28 XUBUS(I,BUS)=XUBUS(I+1,BUS)		
 ISN 0113	30 CONTINUE		
 ISN 0114	31 CONTINUE	·	
 ISN 0115	XGC(NXBUF)=0		
 ISN 0116	XFULL(NXBUF)=0		
ISN 0117	ου 125 J=1,25		
ISN 0118	125 XBUFF(NXBUF,J)=0		
ISN 0119	DU 126 J=1,NXREGS		
 ISN 0120	XSOR (NXBUF, J)=0		
		-	
 	311		
L.C	onway		
	chives		

وترجد

1125

	·		
			۲ ۲ ۲
	ISN 0121 ISN 0122	126 XDEST(NXBUF, J)=0	7 S
	ISN 0123	DO 127 FAC=1,NXFAC 127 XFAC(NXBUF,FAC)=0	9
	ISN 0124 ISN 0125	DU 128 BUS=1,NXBUS 128 XDBUS(NXBUF,BUS)=0	<u> </u>
	ISN 0126	128 XUBUS(NXBUF,BUS)=0 GU TO 5 100 CONTINUE	
	ISN 0127	100 CONTINUE	<u> </u>
	ISN 0128 ISN 0129	RETURN END	17
	-		
	·····		
12			
0			
9		つ : つ	
8 7	The second s	312	
6	L. Col	nway	
5 4	Arch	Ves	
4			
2			

أسبر الاخاصات

125

1000000-000

ternis.

LEVEL 5 DEC 66	66 DATE YS/360 FORTRAN H					DATE 67.177/10.06.47	
COMPILER	OPTIONS - NAME=	MAIN, OPT=02	,LINECNT=50,S	OURCE, EBCDIC	NOLIST, DECK, LOAD, MAP, NO	EDIT,NOID	
ISN 0002	SUBROUTINE XXR						9
LSN 0003	IMPLICIT INTEGE		IDADI	12402	10400		
ISN 0004		FIME, NABUF,	IPAR1, ABUS(50),	IPAR2, XINPT,	IPAR3, NXBUF,		ė
		IFADD,	IFDST,	IFRTN.	BRXP,		C
		ER(8),	BE(8),	ET(8),	N3BUF,		l
	-	(HOLDT,	AFRCT,	XFKCT,	BOSC,		6
		(EP,	AEP.	PH1(100),			
	F FSTADU, P G NXDSP	NODOT,	NOPSC,	NDBUS,	NADSP,		
ISN 0005		-IRST,	NAREGS,	NXREGS,	NABUS,		
	A NXBUS,	•	ACON,	XCON,	-	······································	
•		4X0,		XFULL(12),	AG0(12),		
	C XGO(12), /			NATEST:			
		NXFAC,	ABUSYZ,	ABUSY(200),	-		
	E XBUSY(200), / F XSOR(12,200),/				AFAC(12,15),		
	<u> </u>						
	H ABUSSC(4,10,20),AIBBSY(10), XBUSSC(4,10	,20),XIBBSY(LO), XFIBUS(15),		
					20),AFI3US(15),		
	J AFULY(15),)			XFOBUS(15),			
				ABUFUL(200) NUTEST,	X3UEUL(200),		
		SDBA(32,2), JCUN,	DEMP.	MBUSY.	NQGC, MFREE.		
		MEMDLY,	MEMORY(16),		EAV,		
		JUTLVL.	10(4.16),	RTN.	LONGBR.		
		ST(8),	SKXP,	SKAP,	NSBUF,		
	Q APASS(200),)			<u>JUB(6)</u> ,	SSTOP:		
1SN 0006	R MEMONT(16), / COMMUN/RLS/ 1		АЬХВ5Y(10),	XOUXILDI,	X3X8SY(10)		
. ISN 0007	INTEGER CUT	<u></u>	······				
ISN 0008	REAL MEMOLY, MX1	LIME					
ISN 0009	REAL TIME						
C	USES (
C C			ACTIVITY ASS		{N		
 ISN 0010	DU 10 BUS=1,NXE		ALTING VECTUR	.			
ISN 0011	1+((3US.E0.5).0	JK.(BUS.E∂.6					
ISN 0013	DeST=X5USSC(1,						
C			GO HANDLE NURM	1ALLY			
I <u>SN_0014</u>	IF (ABUPS(DEST).	IS ARLE SEE	IF CORRESP AF	FG IS BUSY			
с С			TT CORRESP AR		ŕ.		
ISN 0015	IF (APASS(DEST)						
ISN 0013	ABUFUL (DEST) =1			A			
ISN 0019	GU TO 10						
<u>ISN 0020</u> ISN 0021	<u> 3 ABUSY(DEST)=0</u> APASS(DEST)=0						
130 0021	AF ASSIDEST7-0						
31	2		-				
L. Conw							
4	· 8						
Archive	S L						

		PAGE 002	3 3
-	ISN_0022	9 XBUSY(DEST)=0	
	ISN 0023	10 CUNTINUE C PLACE ANY EXEC ACTIVITY HERE = = = = =	s
		C BRANCH EXECUTION	9
			<u>/</u>
		C CHECK FOR MCVE OF EHT POSITION	8
	ISN 0024	IF((OERX.NE.1).UR.(OXEP.NE.1)) GO TO 200	
		C MOVE BRXP	
	ISN 0026	BRXP=BRXP+1	11 Zi
	ISN 0027	IF(BRXP.GT.NBaUF) BRXP=1	61
	ISN_0029	200_CLNEINUE	É
	ISN 0030	IF((OERA.NE.1).OR.(OAEP.NE.1)) GO TO 201	
		C	
	ISN 0032	8E (6RAP) =0	a ' 1
		EK(URAP) = 0	
	ISN 0034	EI(BKAP)=0	
		8KAP=8RAP+1	
	ISN 0036	IF(BRAP.GT.NBBUF) BRAP=1	
• • • • •	ISN_0038	201 CONTINUE	
		U CUSER EDD FERETTING DE ANDA	
• •	ISN 0039	C CHECK FUR RESETTING OF BNOP IF((OBNOP.EQ.1).AND.(OXEP.EQ.1)) BNOP=0	
	1214 0034		
		C MAIN BRANCH EXECUTION ROUTINE	
	ISN 0041	IF(CXBOS.NE.1) GO TU 250	
	ISN 0043	IF (305SUC.EQ.1) GO TO 240	
	ISN 0045	IF (OXEP-NE-1) GO TO 230	
	ISN 0047	IF (UBOSC.EQ.1) GO TO 290	
		EK (UBRXP)=1	
	ISN 0050	ET (13RXP)=0	
	ISN 0051	UL TU 290	
	ISN 0052	230 CENTINUÉ	
	ISN 0053	<u>ь Е. (Эвкх Р.) = 1</u>	
	ISN 0054	ET (JBKXP)=0	
	ISN 0055	GQ. TO 290	
	ISN 0055	240 CUNTINUE	
	ISN 0057	EP (UBRXP)=1	· · · · · · · · · · · · ·
	ISN 0058	ET(03RXP)=1	L.
	ISN 0059	8ku2=1	
	1SN 0060	GL TÚ 290	
	ISN:0061	250 CUNTINUE	
	ISN 0062	IF(USEX .NE.1)60 TC 290	
	ISN 0064	1F(UXEP .NE.1)GU TO 290	i
	ISN 0066	IF(080SC.EQ.1)GC TO 290	
		EK (DB3XP)=1	
	ISN 0069 ISN 0070		
	1218 0010	290 CONTINUE	
		C SHIFTS THE SHIFT CELLS	
	ISN 0071	00 99 I=1,10	
	ISH SOLE		
		2.0	
		314	
		nway	
a .a			
	Arch		
	Benerative		

Ċ.

بمجر

		PAGE 003
ISN 0072	X8X8SY(1)=0	
ISN 0073	99 XIB∂SY(I)=0	
ISN 0074	<u>SLOTM1=NSLOT-1</u>	
ISN 0075 ISN 0076	DU 101 J=1,10 DU 100 SLOT=1,SLOTM1	
ISN 0077	XBUSSC(1, J, SLOT)=XBUSSC(1, J, SLOT+1)	
ISN 0078	Xbussc(2, J, SLUT)=Xbussc(2, J, SLUT+1)	
ISN 0079	X6USSC(3, J, SLUT)=X6USSC(3, J, SLUT+1)	
15N 0085	100 CUNTINUE	
ISN 0081	XEUSSC(1, J, NSLUT)=0	
ISN 0082	X = U = X = U	
ISN 0083	XBUSSC(3,J,NSLOT)=0	
ISN 0084	101 CONTINUE	
ISN 0085	DG 103 J=1,NXFAC	
ISN 0086	DU 102 SLOT=1, SLUTM1	
ISN 0087	XFACSC(1, J, SLOT) = XFACSC(1, J, SLOT+1)	
ISN 0088	XFACSC(2, J, SLUT) = XFACSC(2, J, SLOT+1)	
1SN 0089	102 CONTINUE	
<u>ISN 0090</u>	XFACSC(1, J, NSLOT) = 0	
ISN 0091	X + ACSC(2, J, NSLOT) = 0	
15N 0092	103 CUNTINUE	
ISN 0093	RETURN	CN .
1SN 0094	C	UN
12M 0044	ENTRY BOSEX	CERS
ISN 0095	C PRESERVES .1 VALUES OF VARIOUS ROS CONTROL TRIG UERX=ER(BRXP)	
ISN 0093	UERA-EKTORAPJ UERA-EK(BRAP)	
ISN 0097	OBEX=BE(BRXP)	
ISN 0097	UBEA-BE(BRAP)	
ISN 0099	OETX=ET(BXXP)	
ISN U100	OETA=ET(BRAP)	
ISN 0101	ОСКХРЕБКХР	
ISN_0102	COKAP=OKAP	
15N 0103	UXEP=XEP	
ISN_0104	ÜΛΈΡ=ΑΕΡ	
ISN 0105	(JUNUP=BNUP	
	C ESTABLISH AND SAVE TRUE BOSC CUNDITION	
ISN 0106	C80S=0	
ISN 0107	CLXII=0	
ISN 0103	しおり50=0	
15N_0109	00 300 <u>I=1,NXBUH</u>	
ISN ULLO	1F((XEUFF(1,12).EQ.1).AND.(XGO(1).EQ.0)) CBUS=1	
ISN 0112	IF(XBUFF(I,14).NE.1) GO TO 300	
ISN 0114	IF(COUS.EQ.1) COUSC=1	
ISN 0115		
ISN 0117	GO TO 301	
<u>ISN_0118</u>	300 CUNTINUE	
ISN 0119	301 CONTINUE	
ISN 0120	UBUSC=0 IF((CEXIT.EQ.0).AND.((BUSC.EQ.1).UR.(CBUS.EQ.1))) UBUSC=]
ISN ULZI	TELEVELE CAPACITY CANDELEDOSCECATION (CDDSECATI)) AND CONTRACTIONS	L
	315	
	nway	
Arci	lives	
handhear		

76

and the second se

.....

1						need Needaalaa	. Anno 1997 - La companya da serie da s		an an the Section of	· ·		angen an an an an Margana an an an an an Margana an an an an an Margana an an an an
)	EEVER O	2 NOV 2 66 COMPILER	R OPTIONS	. – NAME= M	AIN, DPT=0	OS/360 2.LINEC	N FORTRAN. NT=50,SOUR	1.4.5	NOLIST, NODECK,	DA LOAD, MAP, NOE	.00.52	
) C	I SN I SN I SN I SN	0002 0003 ~ 0004 ~ 0005 0006 ~	IMPLI Commo Real Commo A CTIM	DUTINE TSTEP ICIT INTEGER IN TI TIME. IN CLENDR/ AE(200), NE	*2(A-Z) ME;	19481 1564 , Koli()	ŤI.	AR2, E: L2(200),	IPAR3 LINK1200). KDL3(200)			
с С	I SN	0007 0008 C C C C C C C C C	INTEG ID=IT	CTIME SER*2 IEVENT SUBROUT ITL IS ISL IS IL INK(ID)	INE TO STI LOCATION (OF FIRS	ST EVENT IN	I CALENDAR	IDAR			
ं Э	I SN I SN I SN I SN I SN I SN	0011 0012 0013 0014 0015 0016	LINK(ISL=1 TIME= IPAR1 IPAR2 IPAR3	(ID)=ISL ID =CTIME(ID) L=KOL1(ID) 2=KOL2(ID) 3=KOL3(ID)								
с С	ISN	0017 0018 0019	•	NT = NE VENT (I D XN								
э Э												
ം എ												
))												
9												
3		L. Conwo Archive										
3		Bernetter and a state of the second										

	LEVEL 5 D	DEC	66		DATE	YS/360 FORTR	AN H		DATE	67.138/00.21.01	
		C	OMPILER	OPTIONS - NAME=	MAIN, OP T=02	,LINECNT=50,S	OURCE, EBCDIC,	NOLIST, DECK, LO	AD, MAP, NOEDIT, N	DID	
	ISN OC		نېدې ورونو ک و	SUBROUTINE TH	OUBL(START,LS	TOP,CODE)	n maa ay migaa waxaa ah				
	ISN OC			COMMON	TIME,	IPAR1,	IPAR2,	IPAR3,			
1				A AINPT.	NABUF.	ABUS (50),	XINPT,	NXBUF,			
				B XBUS(50),	IFADD,	IFDST,	IFRTN,	BRXP,			
				C BRAP,	ER(8),	BE(8),	ET(8),	NBBUF,			
				D AHOLDT, E BNOP,	XHOLDT, Xep,	AFRCT, AEP,	XFRCT, PH1(100),	BOSC, PRINT,			
				F FSTADD,	NODOT,	NOPSC,	NDBUS,	NADSP,			
				G NXDSP							
	ISN OC	005		COMMON/RLS/	FIRST,	NAREGS .	NXREGS,	NABUS,			
				A NXBUS,	STATS,	ACON,	XCON,	AEMP,			
				B XEMP,	MXO,	AFULL(12),	XFULL(12),	AGO(12),			
				C XGO(12),	NAGO,	NXGO, ABUSYZ,	NATEST, ABUSY(200),	NXTEST,			
				D NAFAC, E XBUSY(200),	NXFAC, ABUFF(12,100		ABUST(200), (12,20), ASOR(12,20	-			
				F XSOR(12,200)				AFAC(12,15),			
				G XFAC(12,15)			XFACSC(4,15,				
				H ABUSSC(4,10,	20),AIBBSY(10),XBUSSC(4,10	,20),XIBBSY(1	0),XFIBUS(15),			
								0),AFIBUS(15),			
				J AFDLY(15),	XFDLY(15),	AFOBUS(15),					
				K ABUPSZ,	ABUPS(200),	XBUPS(200),		XBUFUL(200), NQGO,			
				L Q(16,16), M QINPT,	SDBA(32,2), QCUN,	NQBUF, QEMP,	NQTEST, MBUSY,	MFREE,			
				N LOAD,	MEMDLY,	MEMORY(16),	NBOX .	EAV,			
				O MXTIME,	OUTLVL,	1Q(4,16),	RTN,	LONGBR,			
				P SR(8),	ST(8),	SKXP,	SKAP,	NSBUF,			
				Q APASS(200),	XPASS(200),	OUT(2),	JOB(6),	SSTOP,			
				R MEMCNT(16),	ABUX(15),	ABXBSY(10),	XBOX(15),	XBXBSY(10)			
	ISN OC			COMMON/RLS/	LAST						
	ISN OC			INTEGER OUT							
	ISN OC			REAL MEMDLY, M	TATINC .						
	ISN O				ART, LSTOP, CODE						
	ISN 00			INTEGER L	,						
	ISN O			DIMENSION SAV	(2)						
	ISN OC			EQUIVALENCE(S	SAV(1),FIRST)						
	ISN O			LCODE=CODE							
	1SN 00			END=LSTOP							
	ISN OC			WRITE(6,100)							
	ISN OC			WRITE(6,101)							
	ISN OC			CALL TMTU(OUT	OUT(1),OUT(2	3					
	ISN OC			IF(END.EQ.1)		•					
	ISN OC			END=END-7							
	ISN O			DO 529 K=STAR	RT,END,8						4
	ISN O	024		K9=K+7							
	ISN O			DO 528 M=K,K9							
	ISN OC	026		IF(SAV(M).NE.	O) GU TO 527		· · · · · · · · · · · · · · · · · · ·				
			317								
	l L	. Co	nway								
	2 -		¥								

<u>_</u>

and a second second

Ο PAGE 002 \bigcirc 528 CONTINUE ISN 0028 ISN 0029 GO TO 529 ISN 0030 527 CONTINUE 9 ISN 0031 L=K WRITE(6,550)L,(SAV(J), J=K,K9) ISN 0032 ISN 0033 529 CONTINUE 0 ISN 0034 RETURN 100 FORMAT(7H TIME =,F8.2) ISN 0035 ISN 0036 101 FORMAT(7H CODE =,18) \bigcirc ISN 0037 550 FORMAT(1X 16, 8(2X 18, 4X)) 3333 FORMAT(19H TIME/DATE OF RUN =,2(1XZ8)) ISN 0038 ISN 0039 END \bigcirc

3(8 L. Conway Archives

fel Colombia

C

0

0

0

0

0

 \mathbf{O}

 \mathbf{O}

٤:

G

Ú

0

0

0

0

<u>69</u>

	•	÷ .									ann An Airth an Airth Ann Airth an Airth	- 1920 - 1920 1920 - 1920		1	. :		na se sente Sente estatute Al se se se se
	LEVEL*0	Z NOV. 61 COMP	Sec. 9. 1.	TIONS - N	IAME= MA	IN,OPT=		FORTR		CDIC,NO	LIST, NDOE	CK,LOAD,MA	DAT5	67.038/ NOID	72.00.52		
	ISN	0002 0003 0004	1. A. M.	INPLICIT	IE CAUSE(INTEGER* ALNDR/ IO), NEV	2(A-Z)	ISL,	9-03-0 1 99	17L, KOL2(20	10), K	INK (200) ; DL 3 (200)						
2		0005 0006		INTEGER#2	INE 1 IEV,IP1 Cause en	, IP2, IP	3									CHR RIES	
\mathcal{O}		0007 0008		NEXT=ITL So to 20	the second of	OCAT ION	OF FIRS	T AVAIL	. RON IN	CALENDA	R	DAR					
	ISN ISN ISN ISN	0009 0010 0011 0013 0014 0015	20	1 D=1SL 1 SL=L1NK _1NK(1D)=	(NEXT) TINE(NEX ISL) NEXT						~-						
0	ISN ISN ISN ISN	0016 0018 0019 0020 0021 0022	30	IF(NEXT.E LINK(LAST CTIME(ID)	I=¥ DJ=£EV =IP1	O TO 40		BE THE	FIRST IN	I THE LI	ST						
о О	I SN I SN I SN I SN	0023 0024 0025 0026 0027	40	(OL3(ID)= RETURN ITL=ID SO TO 30 END	= I P3												
0																	
0 9																	And the second se
0																	
9 9		L. Con															
с Г		Archh	/es														



çè di				
		1-12-1		
్త్త		Sec.	and the second	
	Contract 1	an shi bara ka ka		
				1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	S 8 1	2 - 2 -		
8 e	- -			
౽ఴఄౣ౼				1997 - C.
g 🖬 🔬 🗃	-			
	344			- 5. F 10 1
5 6 . 6				
	1.41.200	Convertion of		1 - 1 - I
5 6 % -				1995 A. 19
		200 St. 10	 → → → 	
2			Set do	
		· Sarting and the		a distant
* ** 1 **		And she in the		Sec. Sec. 18
89		1		
2.45				
		1916 A 1928		4
11 40	and a second			and the
¥ • •				1. S.
2.2	diament and	and the second second	e and the second se	
-		100 A	Back and a start from the	
	(-1)	and the second		a vier a face
				3. S.
	100	g statistic Statistics		
d 10 🖓 👾	-			
		ALC: NO. T		a second a s
. w . w			Sec. 1984	
	105-10	ेर्रहेल्य	A CONTRACTOR OF	
* to 7 m	Sec. 1	******		
86 /8		Sine and		and the second
20.00	A		and the second second	
		And a start of the		
	Sec. Sugar		Ser Ser	
	and the second	Sec. Capes Burlow	and the second second	North States
80.00		and a second second	A Same and	かわか
	Frank State	Service and the		
		iver -		1
			7 (97) -	9
		And States		
	See .		and the second	2. S. A.
	m com	and the second	States Western	
	and the second second		Sector Sector	
2.0 10		and the second second		
3 40 (PB)		Dely Same	No. The	
	Store and	1. 18 M		All
200		Constant Sector		and the second
1				
No.		STREET, STREET		

111-115 3/2 FHF (rey) DTT Mtx ey \mathcal{O} ACS-1 MPM SIMULATION PROGRAM **DINPUT PROGRAM FOR THIS RUN = MM-MS** TIME/DATE OF RUN = 5A6BCE76 0067271F MACHINE PARAMETERS FUR THIS RUN NUMBER OF A BUFFERS = 8 ANUMBER OF X BUFFERS = 3 2 DNUMBER OF Q BUFFERS = 8 NUMBER A OPS TESTED = & 6 SNUMBER X OPS TESTED = 2 2 8 NUMBER Q OPS TESTED = 8 MAX A OPS ISS/CYCLE = RE GMAX X OPS ISS/CYCLE = (9)MAX Q OPS ISS/CYCLE = 2 9)MINIMUM Q-MEM DELAY = 5.0 : •) NUMBER OF BOMS = 8 BER BRANCH REGS (λ) NUMBER OF SKIP REGS = 4 i) t (3)SIZE OF DO TABLE = 3 = 6 ANUMBER OF PSC REGS = -8. **NUMBER DISP BUSES** = ¥.)MAX A ORS DSP/CYCLE = MAX X OPS DSP/CYCLE = 3 A FACILITIES FAI HA2 FM FD TA 1P TD C REP TIME = 1 38 XZ. T 2 10 1 DELAY TIME = 3 2 5 24 210 15 1 \$2 5 2 INBUS = Z 3 T T 2 2 Т 1 BOX = 1 8,3 3 2 3, 63 ۲ 🖌 \$ 2 ¥ Z 32 OUTBUS 2 2 4 4 5 3 X FACILITIES - 'EA1 EA2 L S М D XΑ С SP REP TIME 1 I T T 2 8 Т T T DELAY TIME = 1 1 1 1 4 8 1 1 1 81 -1 Z 3 5 \$ 3 85 6-3 Y 83 19 305 -5 321 = 6 1 3 2 2 7 10 8 L. Conway Archives

IBM CONFIDENTIAL

		•	•	• •
PARAMETER	MIN	TYP	MAX	COLS
Ø JØBNAME				1-6
Ø NABUF	1 ·	. 8	12	9-10
A NATEST	· 1	8	NABUF	11-12
(3) NAGØ	1	3	्य 3	13-14
Ø NXBUF	1,	3	12 ·	15-16
3 NXTEST	1	3	NXBUF	17-18
() NXGØ	1	3	3	19-20
1 NQBUF	1	8	16	.21-22
Ø NQTEST	1	8 .	16	23-24
🕑 NQGØ	1	2	NBØX	25-26
🙆 NBØX	1	8	16	27-28
Ø NBBUF	1	3	8	29-30
🕖 NSBUF	1	4	8	31-32
MØDØT	1	6	16	33-34
🕑 NØPSC	0	8	8	35-36
🕑 NDBUS	1	2	2	37-38
@ NADSP	1	. 4	NABUF	39-40
() NXDSP	· 1 ·	3	NXBUF	.41-42
				CO CC (TET 1)
() MXTIME		300.0		60-66 (F7.1)
MEMDLY	2.0	5.0		68-71 (F4. 1)
ØUTLVL	0	1	3	73-74
FSTADD	0	0		76-80

Figure 2-3. The Parameter Card Format

322

L. Conway Archives

2-5

Ô

MA-125. 3/8 F FIJF (best) Mtx 11 10 ey O SIMULATION ACS-1 MPM PRUGRAM INPUT PROGRAM FOR THIS RUN = MM-MS TIME/DATE OF RUN = 5A6BCE76 0067271F MACHINE PARAMETERS FOR THIS RUN - -NUMBER OF A BUFFERS = \Re NUMBER OF X BUFFERS = \$ 2 NUMBER OF Q BUFFERS = 8 NUMBER A OPS TESTED = & 6 NUMBER X OPS TESTED = 32 NUMBER Q OPS TESTED = 8 MAX A OPS ISS/CYCLE = > MAX X OPS ISS/CYCLE = 3, 2 MAX Q OPS ISS/CYCLE = 2 MINIMUM Q-MEM DELAY = 5.0 ٠ ا و المحمد وحر المحمي NUMBER OF BOMS = 8 4 NUMBER BRANCH REGS = 3 NUMBER OF SKIP REGS = 4 SIZE OF DO TABLE = 6 NUMBER OF PSC REGS = -8_-----NUMBER DISP BUSES =(3 MAX A ORS DSP/CYCLE = MAX X OPS DSP/CYCLE = 2 3 A FACILITIES -FAI HA2 FM FD TA M TD C L S REP TIME = T XZ. 88 T 2 10 T T DELAY TIME = 3 24 210 2 5 15 1 5 1 \$**₽**2_ INBUS = 2 3 T ⁻2⁻ Τ 2 Т 2 3 Т BOX L 3 \$3 2 \$3 **4**3 ۱ 🖉 72 **%** Z \$ 2 OUTBUS = 2 4 4 5 X FACILITIES - - EAL EA2 Ł S М -D XΑ C SP REP TIME = T T T I 7 8 1 1 T DELAY TIME = 1 323 1 1 1 8 1 1 1 BOX Ξ T Z 3 *5 23 \$5 63 L. Conway 83 \$3 US . = .5 6 1 3 2 2 7 Archives 10 8

and the second second

.....

· · ·

\$. j.

3

أير هو يو ا

.....

. . . .

0 Ζ 3 ŤΟ

ç ° ∠ 🐲

8 6 01()

 $^{\circ}\mathrm{O}$

 \odot

.

0

0

0;

0

 \bigcirc

 (\cdot)

۲

·)

Ö

()

___O

1905 Ο

11 Zi

diamilian and an Arrange

EVEL 14 (1 JUN	671		OS/360 FORT	KAN H		DATE 68.089/09.18.20	
			0,LINECNT=56,	SOURCE, EBCDI	C,NOLIST,DECK,LOAD,M	AP,NOEDIT,ID,NOXREF	
ISN 0002	SUBROUTINE I						
ISN 0003 ISN 0004	IMPLICIT INT						
ISN 0004 ISN 0005	DIMENSION CO						
ISN 0005	COMMON	TIME,	IPAR1,	IPAR2,	IPAR3,		
130 0000	A AINPT,	NABUF,	ABUS (50),	XINPT,	NXBUF,		
	B XBUS(50),	IFADD,	IFDST,	IFRIN,	BRXP,		······································
	C BRAP,	ER(8),	BE(8),	ET(8),	NBBUF,		
· · · · · · · · · · · · · · · · · · ·	D AHOLDT.	XHOLDT,	AFRCT,	XFRCT,	BOSC,		
	E BNOP,	XEP,	AEP,	PH1(100),	PRINT,		
·····	F FSTADD,	NODOT,	NOPSC,	NDBUS,	NADSP,	C VA AA AI E	
	G NXDSP	·	· •			EXAMPLE	OF IN
ISN 0007	COMMON/RLS/	FIRST,	NAREGS,	NXREGS,	NABUS,		
	A NXBUS,	STATS,	ACON,	XCON,	AEMP,		
	B XEMP,	MXO,	AFULL(12),	XFULL(12),	AGO(12),		
	C XGO(12),	NAGO,	NXGO,	NATEST,	NXTEST,	MODIFICA	T(ON)
	D NAFAC,	NXFAC,	ABUSYZ,	ABUSY(200)	, XBUSYZ,		
	E XBUSY(200),	ABUFF(12,10	0),XBUFF(12,1	00),ASOR(12,	200);		
	F XSOR(12,200),ADEST(12,20	00),XDEST(12,2	00),	AFAC(12,15),	CHANCE P	A
	G XFAC(12,15)	, AFACSC(4,1	5,20),ARET,	XFACSC(4,1	5,20),XRET,	CHANGE F	ycili'
	H ABUSSC(4,10	,20),AIBBSY()	LO),XBUSSC(4,1	0,20),XIBBSY	(10),XFIBUS(15),		-
	I AOBUS(12,10),XOBUS(12,10),AFSLOT(15,2	0),XFSLOT(15	,20),AFIBUS(15),		
	J AFDLY(15),	XFDLY(15),	AFOBUS(15),			STRUCTUR	L •
	K ABUPSZ,	ABUPS(200)		CONTRACTOR AND ADDRESS OF A DATA AND AND A DATA AND AND A DATA AND AND AND AND AND AND AND AND AND AN), XBUFUL(200),	210000101	<u> </u>
	L Q(16,16),	SDBA(32,2)		NQTEST,	NQGO,		
	M QINPT,	QCON,	QEMP,	MBUSY,	MFREE,		
	N LOAD,	MENDLY,	MEMORY(16),		EAV,		
	O MXTIME,	OUTLVL,	10(4,16),	RTN,	LONGBR,		
	P SR (8),	ST(8),	SKXP,	SKAP,	NSBUF,	SI SI	
	Q APASS(2CO),			JOB(6),	SSTOP,		
LCN: 0000	R MEMCNT(16),	•	ABXBSY(10),	XBOX(15),	XBXBSY(10)		
ISN 0008	COMMON/RLS/	LAST			· · · · · ·		
ISN 0009	INTEGER OUT						
ISN 0010	REAL MEMDLY, REAL TIME	MALIME					
ISN 0011		1.00	TCI	1.71	1 THE (2001		
ISN 0012	COMMON /CALN A CTIME(200),	the second design of a second second second	ISL,	ITL, KUL2(200),	LINK(200), KOL3(200)		
ISN 0013	REAL CTIME	NE VENT (200)		NUL212007;	AUE3(200)		
ISN 0015	REAL CITHE						
ISN 0014 ISN 0015	INTEGER I					Í	
I SN 0015	COMMON/TAGS/	0(256.70)	· ··			and the second	
ISN 0010		COM(1),TIME)	(X.CTIME(1))			1	
ISN 0018	and the second	SAV(1), FIRST					
	С						
	Č						
	C ZER	O ALL COMMON					
ISN 0019	DO 520 I=1,3	00			······································	· · · · · · · · · · · · · · · · · · ·	
ISN 0020	520 CUM(I)=0						
ISN 0021	DO 525 I=1,2	0000					
ISN 0022	525 SAV(I)=0					V	
ISN 0023	526 CONTINUE	· · · · · · · · · · · · · · · · · · ·					
	С						
324	C						
		TIALIZE THE	CALENDAR				
L. Conwa	Y J						

PAGE 002

			PAGE U02 i
ISN O	0.24	DO 92 ITL=2,199	r ç
ISN O		92 LINK(ITL)=ITL+1	9
ISN 0		ISL=2	·
ISN O		ITL=1	8
ISN 0		X=1.0E30	6
ISN O		TIME=0.0	01
15% 0	C		11
			15
	č	INITIALIZE THE EVENT NUMBERS	
ISN 0		STATS=1	
ISN O		MXO=2	
ISN O		ACON=3	
ISN 0	033	XCON=4	
ISN O	034	AEMP=5	
ISN O	035	XEMP=6	
ISN O	036	ARET=7	
ISN O	037	XRET=8	
ISN 0	038	EAV=9	•
ISN O		QCUN=10	
ISN O		QEMP=11	
ISN 0		MBUSY=12	
ISN O		MFREE=13	
ISN O		LOAD=14	
ISN O		RTN=15	
	<u> </u>		
	C		
* * * *	C	SET UP STARTING EVENTS	
ISN O		CALL CAUSE(STATS,TIME+0.0,0,0,0)	
ISN 0		CALL CAUSE(ACON,TIME+0.1,0,0,0)	
ISN O		CALL CAUSE(XCON,TIME+0.1,0,0,0) CALL CAUSE(QCON,TIME+0.1,0,0,0)	
ISN 0		CALL CAUSE(QUIN, IIME+0.1,0,0,0) CALL CAUSE(MXO ,TIME+0.6,0,0,0)	
ISN O	049 C	CALL CAUSER HAD FIIHLIU.OFU9U9U9	
	C		
	C	INITIALIZE THE MACHINE PARAMETERS	
ISN 0		BRXP=1	
ISN 0		BRAP=1	
ISN 0		SKXP=1	
ISN 0		SKAP=1	
ISN C		NAREGS=90	
ISN 0		NXREGS=90	
ISN 0		AINPT=1	
ISN 0		QINPT=1	
ISN 0		XINPT=1	
ISN 0		DU 50 I=1,32	
ISN 0		ABUPS(I)=1	
ISN 0		50 XBUPS(I)=0	
ISN O		DO 51 I=33,89	
ISN 0		ABUPS(1)=0	
ISN 0		51 XBUPS(I)=1	
ISN O		NSLOT=15	
	С	INITIALIZE AFAC TABLES	
ISN 0	066	NABUS=6	
ISN O	067	/ NAFAC=10	
	32		
	L. Conv		
	1		
	Archiv	38	
	g / 0 🔾 1 / 1		

		2
	PAGE	003 ε
ISN 006	8 DO 10 I=1,10	ş
ISN 006		9
ISN 007	0 0 9 J=4,9	L
ISN 007		8
ISN 007		6
ISN 007		C
ISN 007 ISN 007		t z
ISN 007		Z
I SN 007		
ISN 007		
ISN 007		
ISN 008		
ISN 008		
ISN 008	2 AFDLY(8)=1	
ISN 008	3 AFDLY(9)=1	
ISN 008		
ISN 008		· · · · · · · · · · · · · · · · · · ·
ISN 008		
ISN 009		
ISN 009		
ISN 009		
ISN 009 ISN 009		
ISN 009		
ISN 009		
ISN 009		
ISN 009		
ISN 009		
ISN 010		
ISN 01C		· ··· · · · · · · · · · · · · · · · ·
ISN CLO		
ISN 010		
ISN 011		
ISN 011		
I SN 011		
ISN 011 ISN 011-		
I SIN UIL	+ ABOX(10)=7 C INITIALIZE XFAC TABLES	
ISN 011		
ISN 011	9 XFSLOT(5,3)=1	
ISN 012	0 12 1=3,9	
	326	
	L. Conway	
I	Archives	
5		

			PAGE 004
ISN 0121	12 XFSLOT(6,1)=1		
ISN 0122	XFDLY(1)=1		
ISN 0123 ISN 0124	XFDLY(2)=1 XFDLY(3)=1		
ISN 0124 ISN 0125	XFDLY(4)=1		A FACILITIES:
ISN 0126	XFDLY(5)=4		
ISN 0127 ISN 0128	XFDLY(6)=8 XFDLY(7)=1		
ISN 0128 ISN 0129	XFDLY(7)=1 XFDLY(8)=1		REPTIME -> AFSLOT(I,J)
ISN 0130	XFDLY(9)=1		•
ISN 0131 ISN 0132	XFOBUS(1)=5 XFOBUS(2)=6		DELAY TIME -> AFDLY (S)
ISN 0132 ISN 0133	XFOBUS(3)=1		INSUS AFIBUS (S)
ISN 0134	XFOBUS(4)=3		
ISN 0135 ISN 0136			
ISN 0136 ISN 0137	XFOBUS(6)=2 XFOBUS(7)=7	AFSLOT(3,4)=1	OUTBUS -> AFOLUS(I)
ISN 0138	XFOBUS(8)=10	AFSLUT (M, 10) = 1	
ISN 0139	XF0BUS(9)=8		
ISN 0140 ISN 0141	XBOX(1)=1 XBOX(2)=2		
ISN 0142	XBUX (3)=3	AFDLY(4) = 10 AFDLY(4) = 2	
ISN 0143	XBOX (4) =4		X FACILITIE:
ISN 0144 ISN 0145	XBOX(5)=5 XBOX(6)=5	AFDLY(10) = 2	
ISN 0145	XBOX(7)=6	AFoly(in = 2	
ISN 0147	XBOX(8)=7	ABOX (4) = 3	REP TIME - XFSLAT (1,3)
ISN 0148 ISN 0149	XBOX(9)=8 NAFAC=11	$ABO \times (6) = 3$	DELAY TIME -> XFOLY (1)
ISN 0149	NAFAC=11 NABUS=7	A B & X(T) = 3	· · · · · · · · · · · · · · · · · · ·
ISN 0151	AFDLY(11)=1		$Box \longrightarrow x B \neq x (1)$
ISN 0152	AFIBUS(11)=1	ABOK (8) = 1	OUTBUS -> XFORVS (I)
ISN 0153 ISN 0154	AFOBUS(11)=7 ABOX(11)=8	A Gox (7) = 2	CALENS VEDENS(1)
ISN 0155	AFSLOT(11,3)=1	A B & x (10) = 2	
ISN 0156	D(39,1)=1	A8 • X (11) = 2	
ISN 0157 ISN 0158	D(39,2)=1 D(39,11)=1	× 60× (4) =3	
ISN U159	D(39,13)=1		
ISN 0160	D(39,17)=1	x Box (5)=3	
ISN 0161 ISN 0162	D(39,30)=0 D(39,32)=1	× 60x (1 = 3	
ISN 0163	D(39,66)=1	× 80× (7) = 3	
ISN 0164	AFDLY(1)=4		
ISN 0165 ISN 0166	AFDLY(3)=4 AFDLY(4)=15	× 3 0× (91 = 3	
ISN 0167	AFSLOT(3,4)=1	$\times B_{1\times}(q) = 3$	
ISN 0168	DO 7 J=4,15		
ISN 0169 ISN 0170	AFSLOT(4,J)=1 AFSLOT(7,J)=1		
ISN 0170	7 CONTINUE		
ISN 0172	NSLOT=18		
ISN 0173 ISN 0174	END END	DØ 991 I=56,66	Z to got rid of FAZ
13N U114 ,	327		
يرد المراجع ال		D(I,56)=	had to change OT DECODE
L.C	onway	D(I,57)=0	1 TAGS
	chives	991 CONTINUE	

Date: November 29, 1967 From (location Advanced Computing Systems address): Menlo Park, California jept. & Bldg.: 988/031 Telephone Ext.:

subject: Cover Letter for Preliminary Distribution of Logical Design Memorandum

Reference:

r U.S

Mr. S. F. Anderson Mr. B. O. Beebe Dr. C. V. Freiman Mr. M. E. Homan Mr. B. J. Mooney

Mr. R. J. Robelen Dr. H. Schorr Dr. E. H. Sussenguth Mr. W. P. Wissick

A memorandum describing basic ACS logical design conventions is enclosed.

On joining ACS engineering, I found that there was no single convenient source of this information. Some of the information was not documented in any available references.


Since most of the designers use different notations and conventions, it proved to be a surprisingly time consuming and confusing process to learn the precise details of this very simple basic material. Many of the designers related to me that they had had similar initial experiences.

At that time I made some notes for my own personal use. I have since formed these into a memorandum in the hope that it might prove useful to other newcomers to ACS engineering. It might also be useful to members of other ACS departments.

If you have any comments, criticisms, or discover any errors needing correction, please contact me about them. I will then be able to get the memorandum into shape so that it might be useful during the coming expansion of Dept. 988.

L. Conway

L. Conway



)()お

LC:aw

November 29, 1967 Advanced Computing Systems Menlo Park, California 988/031

Subject: ACS Logical Design Conventions: A Guide for the Novice

References: 1. ACS Circuit Manual, February 23, 1967.

2. ACS Packaging Manual, July, 1967.

3. DRKS User's Manual, R. T. Blosk, December 5, 1966.

4. McCluskey and Bartee, <u>A Survey of Switching</u> <u>Circuit Theory</u>, McGraw-Hill, 1962.

To:

LC:aw

 $\left(\right)$

FILE


L. Conway

L. Conway

CONTENTS

¥.

Introduction	1 - 1
The ACS Logical Circuits	2 - 1
Logic Equation Conventions	3 - 1
Logic Circuit Diagram Conventions	4 - 1
Elementary Logic Design	5 - 1



Introduction:

This memorandum describes the various rules and conventions for - ACS logical design. The material presented is elementary in nature, but is basic to all ACS logical design.

A description is given of the logical functions of the ACS circuits available to the designer and of the various rules governing the use of these circuits in logical design. A number of different notations are in current use for writing the logical equations for these circuits and for drawing the diagrams of logical circuitry. Some of these different notations are illustrated and explained. Elementary logical design--the transformation from equations to circuits--is briefly described.


If we were designing in AND-OR logic with few restrictions, this memorandum would be unnecessary. However, we are usually designing with NOR-NOR or NOR-OR logic. The physical properties of the circuits force a number of restrictions in addition to simple fan-in and fan-out rules. The fact that designs eventually input a Design Record Keeping System (DRKS) has produced additional conventions and design notation.

These factors have led different designers to use different conventions for writing logical equations and drawing logic circuit diagrams, and to use different logical design techniques. It is true that at the time designs are input into DRKS, they all will be described in the same formal system. However, up to that time most designs will exist in the form of equations and diagrams in the "shorthand" of the originating designer. The newcomer may therefore become confused when attempting to decipher the designs of different engineers until he fully understands the fundamentals from which their different "shorthand" techniques originated.

These fundamentals are presented in this memorandum in the hope that they may assist the newcomer to ACS engineering in his first design efforts and serve as a reference for those outside of engineering who may wish to study some particular logical design in detail.

The newcomer should also study the listed references before undertaking any serious design. This memorandum was formulated from these references, but does not attempt to cover many important topics contained in them. Of particular importance is the information on circuit delays in the <u>ACS Circuit Manual</u> and information on wiring rules in both the <u>ACS Circuit Manual</u> and the <u>ACS Packaging Manual</u>. The <u>DRKS User's</u> <u>Manual</u> specifies the final form in which designs are to be placed.

1 - 1



The ACS Logical Circuits:

The Current Switch:

Y = A + B


This section describes the logical functions of the circuits and connections available to the ACS logical designer. Truth tables and equations are given describing the logical functions. The various conventions, restrictions, and limitations of each circuit are listed.

The truth tables use 0 and 1 as symbols, and these are related to the actual physical voltages in the circuits as follows: 1 symbolizes positive (or ground), and 0 symbolizes negative voltages.

A. В Х Υ Α Χ 0 0 1 0 0 1 0 1 B Y 1 0 0 1 1 1 1 0 $X = \overline{A} \cdot \overline{B}$

Note the significance of the positions in the circuit symbol of the outputs X and Y. The top output X is the NOR of the inputs, and is often called the "out of phase" output. The bottom output Y is the OR of the inputs and is often called the "in phase" output. Note that $Y = \overline{X}$.


Fan-in: Current switch inputs are outputs of emitter followers or emitter follower dot circuits (see description of e.f. dot later in this section). The maximum number of inputs for a given current switch is a function of the maximum fan-in of those e.f. dot circuits forming the inputs. This function is as follows:



2 - 1

For example, if the e.f. dots feeding a current switch had no more than two inputs each, then the current switch would have a maximum fan-in of 12. However if one of the e.f. dots had a fan-in of five, then the current switch would have a maximum fan-in of five.

Fan-out: The outputs always pass through emitter followers. The fan-out is thus determined by the fan-out of the emitter followers. The maximum fan-out of the emitter follower (emitter follower dot) is 12. See emitter follower dot description later in this section.




The Orthogonal Collector Dot:

 $X = A \cdot B \cdot C$

Orthogonality Restriction:

No two inputs may be 0 (negative)

A	B	С	X		
0	0	0	N.A.		
0	0		N.A.		
0	1	1 0	N.A.		
0	1 0 0 1 1	1	0		
0 1 1	0	1 0 1 .0 1	N.A.		
1	0	1	0		
1 1	1	.0	0		
1	1	1	1		
(N.	(N.A. = not allowed)				




The orthogonal collector dot is the connection of collector outputs of current switches (the in phase outputs) before passing through an emitter follower. This connection performs the AND function--with the important restriction that no two of the inputs may be simultaneously negative. This is called the orthogonality restriction. In the above three input case the restriction requires that: $A \cdot B + A \cdot C + B \cdot C = 1$.

The ultimate physical restriction is somewhat weaker than the stated logical orthogonality restriction. A maximum time of .5 ns of nonorthogonality is allowed, which covers variations in signal delays. See Reference 1, Page 2.

Fan-in: ≤ 5

Fan-out: See fan-out for current switch. Same description applies here.

The Emitter Follower Dot:



X = A+B

The emitter follower dot circuit is the "dotting" or connection of current switch outputs A and B after their emitter followers. The function performed is OR with no restrictions except fan-in and fan-out. Note that we might have a line connected to an e.f. dot which came from an emitter follower which followed a collector dot.

Fan-in: ≤ 5

Fan-out: ≤ 12 (try for ≤ 8)

334 L. Conway Archives

Χ


0

1


1

<u>Note:</u> The meaning of "dot" in orthogonal collector dot and emitter <u>follower</u> dot is that the inputs are actually wired or connected together. Thus the O.C. Dot and E.F. Dot are <u>not</u> circuit elements, but are connections of wires which perform particular logical functions on the signals carried by those wires due to their locations in the circuitry (see Reference 1).

Therefore we <u>cannot</u> think of applying the same input to two separate dots. For example, the following diagram is <u>incorrect</u> for it shows B as an input to two separate E. F. Dots, treating these dots as independent circuit elements and expecting that X = A + B and Y = B + C:



Since the E.F. Dot is merely a connection of the inputs, the only possible interpretation of the E.F. Dot of A, B, C is that they are all wired together as follows:



Logic Equation Conventions

Most beginning logical designers will have had considerable experience in design using AND, OR, and COMPLEMENT "gates" as circuit elements. It is natural for the designer to write logical equations for such designs using AND, OR, and COMPLEMENT logical operators. The primary content of switching theory consists of operations on logical functions expressed using these operators.

However in ACS the actual logic circuit implementation of a design is usually in NOR-NOR or NOR-OR logic.

It turns out that the usual OR-AND or AND-OR formulations of logic equations can be easily transformed and converted directly to the corresponding NOR-NOR or NOR-OR circuitry (see Section 5 for these techniques).

Therefore, for convenience most ACS designers express logical functions using OR, AND, and COMPLEMENT logical operators. The usual minimization techniques of switching theory may then be applied to these formulations before transformation into the final NOR-NOR or NOR-OR form (the circuit diagram itself).


The following different symbols for the logical operators are currently in use by different ACS designers:

AND(A, B):	=	$A \cdot B = AB = AAB$
OR(A,B):	=	A + B = A v B
NOT(A):	=	$\overline{A} = A^{\dagger} = -A$

These variations in basic operator symbols from one designer to another should cause the newcomer no confusion.

There is one practice, stemming from the ultimate NOR-NOR or NOR-OR implementation of logical functions, which will definitely cause the newcomer confusion if it is not fully understood. It is a common practice in ACS to use two different symbols for complement in the same logic equations. Thus we may see both \overline{A} and -A, or perhaps even $-\overline{A}$ in some equation. The reason some designers use both forms derives from the inversion of variables when using NOR-OR logic. One symbol is usually reserved for true logical complements and the other symbol (usually -) is used to mark variables or expressions which are complemented because they are at an intermediate point in the logic (see Section 5).

3-1



It is easy for the newcomer to think that -A must mean something other than \overline{A} , perhaps having something to do with negative voltages. This happens easily because some designers also mark uncomplemented variables with + in some cases (using the symbol V for OR).

However, remember that -A is equivalent (logically) to \overline{A} , and that +A is equivalent (logically) to A. Some designers might argue otherwise, but that is because they have attached some additional heuristic values to these different symbols for complement in order to aid their design efforts. Thus, any difference between -A and \overline{A} is only a heuristic difference, not a logical difference.

For example, the following equations all equate X with the same logical function of A, B, C:

 $\overline{X} = A \cdot B \cdot \overline{C}$ $-X = A \cdot B \cdot \overline{C}$ $+X = -(A \cdot B \cdot \overline{C})$

After gaining some experience with NOR-NOR and NOR-OR circuit implementations of logical functions, the newcomer may find that it aids him in his design efforts to use ± symbols in addition to the usual complement symbol.

It is not necessary to use these extra symbols and the corresponding heuristic techniques. They may assist those designers who prefer to design in an informal manner. One may, alternatively, design in a formal manner without ever using heuristics. However, all ACS designers should know about the techniques used by other designers and the resulting additional notation so that successful communication is possible between different designers.


> 337 L. Con**way**


Archives


Logic Circuit Diagram Conventions


A number of different conventions are in current use for drawing logic circuitry composed of ACS circuits. Different designers may use different symbols for the basic circuits. Some designers indicate emitter followers while others do not.

Two methods are shown below which serve to illustrate some of the possible variations in circuit diagram techniques. The two methods differ primarily in the way in which the orthogonal collector dot is symbolized. When the O.C.D. is symbolized by a labelled block, it is not necessary to indicate emitter follower positions. However, if only a simple dot is used to symbolize O.C.D., then it is necessary to show emitter follower positions (symbol: \Diamond) in order to avoid confusing O.C.D. with emitter follower dot.









338 L. Conway Archives


4-1




 A_1 Х Х A_1 A А A₂ A2 A3 A3 B₁ B₁ B В B2 B₂ D_1 D_1 D С D D_2 D_2 OCD E₁ E_1 E₂ E2 E E Ез E_3

 $A = \overline{A}_1 \cdot \overline{A}_2 \cdot \overline{A}_3$ $B = \overline{B}_1 \cdot \overline{B}_2$ $D = D_1 + D_2$ $E = E_1 + E_2 + E_3$ $C = D \cdot E$ $X = A + B + C = A + B + D \cdot E$ $X = \overline{A}_1 \cdot \overline{A}_2 \cdot \overline{A}_3 + \overline{B}_1 \cdot \overline{B}_2 + (D_1 + D_2) \cdot (E_1 + E_2 + E_3)$

In the examples shown above, the basic symbols for the current switch are all the same. Sometimes, however, designers will place a letter inside the current switch symbol to indicate the logical function that it performs. This practice may lead to considerable confusion for the newcomer for two reasons: (i) different function names are often used for the current switch by the same designer, (ii) the output phase of the switch to which the name refers is usually assumed to be obvious and is not explicitly indicated. Let us study these conventions in some detail to avoid confusion.





For the current switch shown, the output Y equals the OR of the inputs A, B:

$$Y = A + B$$


Suppose we complement both sides of the equation to yield:

$$\overline{Y} = \overline{A} \cdot \overline{B}$$

We thus find that the complement of Y equals the AND of the complements of A, B. Now, even though this equation expresses Y as the same function of A, B, many designers call this the "MINUS AND" function. Thus one may see different current switches in the same circuit diagram labelled in both of the following ways:



These circuit symbols both stand for current switches and both perform exactly the same logical function on their inputs. Some designers choose to view them differently depending on whether or not complemented variables appear as inputs. This is another heuristic aid to the designer. Clearly it is not necessary to view the circuit element in these two different ways. It is just that some designers find that this technique assists them in their design efforts. Note that the output phase in the above examples to which the function name applies is found to be the "in"phase. This is not explicitly indicated, but is "obvious" because of the known function of the switch. This sort of duplicate naming can be carried further if desired. For example:




Here we have named the function as "MINUS AND INVERT." The meaning is that the output X is the complement of the MINUS AND function.

This duplicate naming of functions may sometimes be applied to the other circuit connections. The emitter follower dot performs an OR function and so may also be thought of as performing the "MINUS AND." The orthogonal collector dot performs the AND function and so may be thought of as performing a "MINUS OR" function.

It is important to note that "MINUS AND" and "MINUS OR" are <u>not</u> equivalent to the logical functions NAND and NOR. It is unfortunate that the use of MINUS (-) here conflicts with our previous definition of (-) as equivalent to complement. One might therefore be led to believe that MINUS AND (-A) is equivalent to AND (and thus equivalent to NAND), which it is not.

"MINUS AND" and "MINUS OR" may best be viewed by the beginner as <u>merely other names</u> for OR and AND, used by some designers for their heuristic value when circuit input variables are in complemented form.


There is another circuit diagram symbol which the newcomer will occasionally see and which is bound to confuse him. This is the "wedge" symbol appended to certain circuit block inputs/outputs. Wedges might be found on a current switch symbol as follows:



These wedges have <u>no</u> functional meaning to the logical designer. They <u>do not</u> change the identity or function of the circuit element. The wedges are normally produced by the DRKS system and automatically affixed to the circuit blocks appearing on the DRKS sheets. The wedges appear to be used primarily by CE's who service the hardware. Wedges appear mainly on the MACRO circuit blocks defined and used in DRKS. To quote Reference 3, Section 2.2.8.5:


"Wedges will be printed in the edge of box print position for all input or output lines that are in the "down" signal condition when the logic block function is being performed. The designer need not draw these wedges on his diagram. They will be automatically inserted by DRKS, according to the block definition in the macro file, when the sheet is printed."

In other words, given a circuit block performing some logical function as stated by a logical equation, DRKS affixes wedges to those input and output lines which must be down (0; negative) when both sides of the equation are TRUE (1).




Examples: note that although both examples use the same circuit, the wedge placement is different. This is because wedge placement depends on the statement of the function of the circuit. If we complement both sides of the equation defining the circuit, then the wedge placement changes.

(i) Current Switch as an "OR"



When both sides of the equation are TRUE (1), then Y must equal 1, neither A nor B must equal 0, and since $X = \overline{Y}$, then X must equal 0.

(ii) Current Switch as a "MINUS AND":



When both sides of the equation are TRUE (1), then Y must equal 0, A must equal 0, B must equal 0, and since $X = \overline{Y}$, then X must equal 1.

Now, even though the wedges have no functional meaning, some designers may attach them to the circuit blocks in their circuit diagrams. This is especially true when MACRO circuit blocks are used. A reason for this is that the wedges can be used as a memory aid in locating particular inputs and outputs on the MACRO blocks which have many input/output lines. But remember that there is no additional information contained in the wedges. DRKS can produce them automatically when given the function of the block.

Elementary Logic Design

Logic design in ACS, and in any case where implementation will be made in real circuitry, is essentially an iterative procedure consisting of making a design, then testing that design against technological restrictions, then redesigning and retesting until a valid design is found.

First the logical functions to be implemented in the design are formulated in a set of logical equations. Then the set of equations is operated upon to minimize the logic according to some selected criteria such as number of circuits and/or number of circuit levels. Note that the minimization may be performed on the equations (which use AND, OR, NOT operators) even though the final implementation may be in NOR-NOR, or NOR-OR logic (see Reference 4, page 101).

Next, the minimized equations are examined to determine if all circuit restrictions are satisfied. These restrictions, such as fan-in and fan-out, can be checked while the design is still in the form of logical equations.

If the restrictions are not satisfied, we must iterate by going back and perhaps reformulating the equations and minimizing again, until equations are found which satisfy the restrictions.

At this point we can convert the equations directly into a logical circuit implementation. Descriptions of procedures, both formal and heuristic, for performing these conversions follow later in this section.

Now, if the design specification is beyond the preliminary stage and unlikely to be changed, then the circuitry must be checked against all the many and complex wiring and packaging rules. If the design cannot be wired or packaged as is, then additions or changes may have to be made, or perhaps another entire design iteration may be required.

Implementing Logic Equations in ACS Circuitry:

With a little experience a designer can directly sketch out the logic circuitry to implement some logical function. This is particularly easy to do if AND-OR or OR-AND logic circuits are used. For these cases the designer can place the equation for a function in "sum of products" or "product of sums" form and transform directly to a circuit diagram.

In the ACS technology, however, we have available only a restricted form of AND circuit (the orthogonal collector dot; inputs must be orthogonal). Thus OR-AND logic is seldom used. Instead, we normally use NOR-NOR or NOR-OR logic.

The beginner should therefore learn the transformations for quickly and automatically drawing the circuit diagrams for NOR-NOR and NOR-OR logic implementing a logical function. This material is covered in detail in Reference 4, pages 94-102. A summary is presented here for reference:

Let us draw the logic circuitry to implement the function

$$f = (a + b) (b + d) (a + c) = ab + bc + ad$$

Ex.(i): <u>NOR-NOR</u> logic circuit implementation: (2 circuit levels: current switch to current switch)

Step 1: Express function in product of sums form:


f = (a + b) (b + d) (a + c)

- Step 2:
- Let NOR $(a, b) = (\overline{a + b})$. Transform the equation to NOR-NOR form by simply replacing all OR, AND operators with NOR operators, leaving the variables in the original order and form:


f = NOR (NOR (a, b), NOR (b, d), NOR (a, c))

Step 3:

Draw the logic circuit diagram directly from the equation in Step 2.



Clearly we may proceed directly from Step 1 to Step 3. The NOR-NOR logic uses the <u>same</u> connections of circuits to implement a function as does OR-AND logic. We merely replace all OR and AND circuits with NOR circuits



EX.(ii): <u>NOR-OR</u> logic circuit implementation: (1 circuit level: current switch to E. F. Dot)

Step 1: Express function in sum of products form:


f = ab + bc + ad

Step 2: Transform the equation to NOR-OR form by complementing each variable and replacing the AND operators with NOR operators:

 $f = NOR(\bar{a}, \bar{b}) + NOR(\bar{b}, \bar{c}) + NOR(\bar{a}, d)$

Step 3:

Draw the logic circuit diagram directly from the equation in Step 2:



Here also we see that it is easy to proceed directly to Step 3 from Step 1. The NOR-OR logic uses the same connections of circuits to implement a function as does AND-OR logic. We merely replace the AND circuits with NOR circuits and use the complementary inputs.


Heuristic Design Techniques:

The extensive use of the NOR-OR logic has caused the evolution of many heuristic design practices, including the use of two different symbols for complementation and the duplicate naming of the logical function performed by the current switch.

To clarify all the points developed in this memorandum concerning heuristic design techniques, let us implement the same function f of the preceding examples in NOR-OR logic using one of the heuristic techniques rather than the formal, automatic procedure just described. 345

Suppose we have available as inputs both phases of a, b, c, d, i.e., $\pm a, \pm b, \pm c, \pm d$ and wish to form f = ab + bc + ad.

Using minus (-) inputs we can use "MINUS AND INVERT" circuits to obtain the terms ab, bc, and \overline{ad} . Then we can use the emitter follower dot to OR these terms.



Clearly this is the same circuit as that developed in the preceding formal NOR-OR example. However, here the designer is thinking directly in terms of pseudo AND-OR logic by renaming the functions of his circuit elements and making a sequence of appropriate complementations.

The beginner is warned not to attempt to imitate such techniques at first. The heuristic techniques, used by the novice as though they were formal methods, will prove far more unwieldy and confusing than the previously illustrated formal techniques. The novice using these heuristics will put a great deal of effort into the essentially trivial process of forming circuit diagrams from logic equations.

When the time comes that the designer has a good "feeling for" NOR-NOR, NOR-OR logic design, he may then find that some of the existing heuristic techniques are useful. Experienced ACS designers can sometimes find "tricky" implementations using these techniques which have less delay or lower circuit count than those derived by formal approaches. This occurs especially when both the O.C. Dot and E.F. Dot are used in the implementation.

Date: October 31, 1967 From (location Advanced Computing Systems s address): Menlo Park, California .t.&Bidg.: 988/031 Telephone Ext.: 252



^{Subject:} A Proposed ACS Logic Simulation System (LSS)


- Reference: 1. Specifications for Input and Output of ACS/TALES Simulator, A. G. Auch, Dept. B24, SDD Poughkeepsie, September 20, 1967.
 - 2. <u>TALES ACS Simulation Capability</u>, A. G. Auch, Dept. B24, SDD Poughkeepsie, August 15, 1967.
 - 3. ACS AP #67-115, <u>MPM Timing Simulation</u>, L. Conway, August 25, 1967.
 - 4. ACS AP #66-022, <u>ACS Simulation Technique</u>, D. P. Rozenberg, L. Conway, R. H. Riekert, March 15, 1966.

To: File

L. Conway

L. Conway

LC:aw



CONTENTS

Introduction	1 - 1
The LSS Programs	2 - 1
Possible Procedures for Use	3 - 1
Requirements for Development	4 - 1
Additional Benefits of LSS	5 - 1

348

Intróduction

This memorandum describes a proposed ACS Logic Simulation System(LSS). This system has been only tentatively defined. The purpose of this memorandum is to set down the current thinking and stimulate some feedback from potential users, potential implementers, and other critics on the feasibility and utility of such a system and on the practical details of its implementation and use.

The purpose of the proposed LSS is to provide a mechanism for aiding the debugging of the logical design of the ACS-1. The logical designer may know that for a given section of logic circuitry a certain set of inputs should produce a particular set of outputs (for a given initial internal state) according to the "system level" description of the design which he implemented in the logic circuitry. The LSS will provide a means of inserting the circuit inputs into a logic simulator which simulates the action of the circuitry on these signals and then compares the resulting output with the output expected by the designer. Any mismatches would indicate a logical design error in the circuit (see fig. 1)

A group in Poughkeepsie can provide ACS with a package of programs capable of performing the logic simulation. The ACS designer would provide input to these programs indicating the particular partition of the machine to be simulated and the input-output lines on the interface of this partition. The programs would use this input to extract from the DRKS files the detailed description of the logic of the partition selected. The designer would then need to apply a sequence of inputs to the logic simulator corresponding to a proper sequence of input-output line signals at the interface of the partition. The programs would simulate the logic operating on the input signals and mark any mismatches in the logic output and expected output. The designer would then use these mismatches to debug his logic design.

A major obstacle to the practical application of this proposed system is the difficulty of generating the I/O signals at the partition interface. It does not appear to be at all practical, or even feasible, for the logic designers to generate by hand all the correct test patterns necessary to "moderately" debug all the partitions of the machine.

A method has been proposed to solve this problem by providing a programmed means of automatically generating these interface I/O signals. A detailed timing simulator now exists for the MPM (ref. 3). This simulator times the activity of all MPM hardware, as described at a system level, during the execution of an input program.

Now, suppose we wish to use the LSS to study and debug a particularpartition of the MPM. We could carefully define the interface of that partition and rewrite the appropriate sections of the timing simulator such that (i) the same interface existed in the timer as in the logic circuitry, (ii) the same "system" level description is used in the timer to describe the partition that was used to formulate the logical design of the partition, (iii) provide for output to suitable files of the timing simulator interface signals during each simulated cycle of execution.

The timer thus modified could become a practical source of the I/O signals needed to drive the LSS. The timer would have to accurately reflect the MPM only at and within the interface of the partition to be studied. Any errors in this system description would be discovered early in the debugging process. After this phase, many selected programs could be run on the timer to yield as many interface signal sets as are necessary to debug the logic design of the partition to the required level (see fig. 2).

The timer could also assist the designer of the partition in his efforts to find a particular bug when the LSS indicates a mismatch in outputs. The timing charts produced by the timer will give a concise picture of the state of the machine at a system level in the region of time surrounding and including the cycle in which the bug occurred. This may help to determine if the bug is at the level of system specification or logic circuit implementation. Both the timer and LSS can provide the states of specified triggers within the partition and a comparison of these can aid the designer in debugging.

In the following sections of this memorandum some of the details of this proposed LSS system are described and questions are raised which must be answered before any serious development of the system can begin.

The main point to keep in mind is that there are two levels of simulation involved in this scheme -- the detailed simulation of the logic circuitry of a design and the system level simulation of the same design. This two level simulation technique for debugging logic circuitry was originally proposed to ACS in August, 1966 by G. T. Paul. The technique now appears to be feasible because of the availability of an adequate logic simulator and ACS experience with the current timing simulator.

Comments and criticisms are invited, especially on questions concerning the feasibility of the system, its utility to the ACS logic designers, its cost relative to any alternative systems, and the various practical problem of its implementation and use.




FIG1. THE BASIC IDEA OF LSS:

RPPLY SAME INPUT TO BOTH LEVELS OF SIMULATION AND COMPARE OUTPUTS. IF OUTPUTS ARE DIFFERENT THEN ERROR EXISTS IN LOGIC DESIGN.





FIG 2. AUTOMATIC GENERATION OF SYSTEM LEVEL INPUT/OUTPUT, LOGIC SIMULATOR INPUT:

SYSTEM LEVEL DESIGN IS IMBEDDED IN SYSTEM LEVEL SIMULATION OF ENTIRE MACHINE. WHEN THIS SIMULATOR RUNS WE AUTOMATICALLY GENERATE (AND SAVE) THE I/O AT THE DESIGN INTERFACE. WE MAY LATER APPLY THESE INPUTS TO THE LOGIC SIMULATOR FOR THE SAME DESIGN AND COMPARE THE LOGIC OUTPUTS WITH THE SYSTEM LEVEL OUTPUTS.



Page 1-3

L. Conway

The LSS Programs

In this section the programs forming the LSS are identified and described. The relationships between the various programs and the designers input and output to the system is described. This specification was developed from information contained in ref. 1 and the notion of using the timing simulator to drive the LSS. This specification is very tentative in nature.


The simulation of the logic of a portion of the ACS-1 machine operating on a sequence of inputs may be viewed as occurring in three distinct phases within LSS.

The first phase is the selection of the specific partition of the machine to be studied and the specification of the I/O interface for this partition. The designer will specify the partition and interface in a card input deck. This deck is used by the LSS to extract the detailed information describing the logic circuitry of the partition from the DRKS files and DRKS rules. The program performing this extraction is termed the Simulation Interface Program (SIP), and is to be written by the Poughkeepsie people.

The next phase of the LSS simulation is the generation of a sequence of interface signals for the selected partition. This is done by running ACS program on the modified timing simulator. Once the designer has assisted in forming the proper timing simulator specification for his partition, the production of these interface signals requires no more effort by him. Many programs exist which run on the timer. The designer would merely select those programs which might best be applied to debugging his particular section of the machine. An addition must be made to the existing timing simulator to extract and file the proper interface signals during each cycle of simulated time. Let us call this the interface signal file generator. This program would be written here at ACS.

The final phase of the LSS run is to perform the logic simulation itself. This is done by a program to be called TALES, which is to be developed by the Poughkeepsie group. The interface signal files produced by the timer-interface file generator programs are processed by a reformatting program called TAMIP (also to be written by Poughkeepsie) and then input the TALES logic simulator. The TALES simulator uses the logic files formed by the SIP program to perform the proper logical functions on the input signals to yield interface output signals for each simulated cycle. If the logic simulator output signals differ from the expected output signals produced by the timing simulator, an output listing to this effect will be produced and certain information printed to assist the designer in finding the cause of the mismatch.

In figure 3 the functions of the three phases of LSS are illustrated by flowcharting the relations between the designer's input, the various LSS programs, 352 the DRKS files, and the various LSS internal files.



Possible Procedures for Use

So far we have examined the overall functions of the LSS and identified the component programs and files. All of this is very tentative. In this section let us explore some of the many different possibilities which exist for organizing and using the LSS system, and identify those areas which are only tentatively defined and need to be worked on.

Many questions and alternative approaches are outlined which must be resolved before the system can be considered feasible, useful, and economical. Criticism on these specific questions from everyone concerned is needed to formulate the answers to these questions.

Most of these questions center on the organization and management of the system, i.e., what technical form should the system have in order to be usable by the designer? For example, how do we partition the machine, how large or small should the partitions be, and how do we select the interfaces? How should the designers specify the system level description of their partition?

(i) Partitioning the MPM: How large or small should a partition be? From an organizational and system simulator point of view, the larger the better. If a partition is too large, however, the designers may have a difficult time in debugging the logic. This problem might be eased by placing certain triggers internal to a partition in the set of outputs the designer can check. If the partitions are too small and thus many in number, we will have difficulty in managing the study--there will be too many interfaces, and some of them may be inconvenient to specify at the system level.

It seems undesirable to have a single partition so large or so chosen that two different design groups design sections of the partition. The utility of the LSS system is increased by having formal interfaces between the various groups of designers, to allow a successful segmentation of the design. It is natural that the interfaces between design groups would also be interfaces in the system level simulator in LSS.

An approach to choosing partition size might be the following: choose the partitions as large as is possible subject to the following constraints, (i) the boundaries of the various design groups, (ii) the maximum amount of logic which the logic simulator will handle. It is likely that the second limit will usually be met first. This raises the question of whether the logic simulator (TALES)

can handle a large enough partition for the LSS to be practical. This question is quantitatively studied (section 4) later in this memorandum, and the answer currently appears to be yes.

- (ii) Selecting the Interface: Suppose we wish to formulate a partition of the MPM whose approximate size and boundaries are known. We face the problem of selecting the exact interface that is to exist between this partition and the rest of the machine. This is the problem of selecting an interface which is reasonable both in the logic and in the system level of description. The problems involved in doing this do not appear to be serious if the partition is large, for then certain natural boundaries (the phases) within the MPM may be chosen as interfaces. If the partitions must be very small and many in number, we will have serious problems for the system level description as a whole will become much more detailed and unmanageable. We might not be able to simulate on a cycle by cycle basis, but have to generate and check interface signals at many different times within a machine cycle.
- (iii) Describing a Partition: In order to correctly generate the interface signals for a given partition, the timing simulator must accurately reflect the system level description of that partition. An important question to be answered is how is the detailed system level description of a partition to be formed, in what language, and by whom? There is a wide range of possibilities.

<u>Method (a)</u>. The designers could give a verbal, nonformal description of their partition to a programmer who would formalize the description by writing the code which performs the system level simulation. This is probably not adequate because it would be too difficult to maintain the description. The designers would have no direct link to the formal description when they desired to make a change.

<u>Method (b)</u>. The designers could produce a "semi-formal" description of their partition by creating a combination of flow charts, diagrams, and written description which attempted to document as accurately as possible (outside a formal language) all the details of their design. A programmer could use documents of this type as a direct basis for his coding of the system level simulation. This at least solves the problem of maintenance of the program. A change in a flow chart could fairly easily point to the necessary corresponding change in the simulator code. Even with this method, serious problems arise (even more serious if using Method (a)). Since the designers would not themselves have a complete, formal description at a system level of the thing they have designed, many errors are bound to occur in the system description--errors which would be difficult to debug.



<u>Method (c)</u>. We might go a step further in the specification of a partition by the designers and require that they help formulate and have access to a complete, formal description of their partition at the system level. This could be done by having the designers partitipate actively in the production of the formal description. The obvious choice of a language for formal description is the simulation language used in the timing simulation program. This language is an "elementary form" of "Simscript," and is written in FORTRAN (see ref. 4).


The designers could produce the flow charts, etc., as in Method (b), but then assist in the production of the system simulation code to the extent that they would fully understand and be able to modify (with programming assistance) the system level description.

The system simulation code would then be the formal description for the designer. It would be easy for the designer to introduce changes into the formal description.

<u>Method (d).</u> We can go one step further and require that the designers independently produce a formal system description of their partitions in some language common to all the design groups. This is a goal to strive for in later design efforts. It seems impractical at the present time, however, because of (1) the time required to educate the designers in some formal language, (2) the even greater time required for them to gain "programing" experience--the experience needed to use the language to describe their design at the proper system level. Most logic designers probably conceptualize their design not as a system description being implemented in some logic circuitry, but as the logic circuit implementation itself. That this is likely is indicated by the current lack of detailed system descriptions within engineering and the current wealth of logic circuit diagrams.

Considering the methods (a), (b), (c) and (d) outlined above, it would appear that the most useful and feasible method for currently producing the necessary system level descriptions for the LSS is Method (c).

(iv) Selecting the Partition in the Logic: When we have selected and described a partition at the system level, we face the problem of selecting the same partition at the logic circuit level. The description of the logic circuits is formal and is contained in the DRKS files. The Poughkeepsie group will write the SIP program which actually extracts the logic design of a partition and forms the file to input the logic simulator.




The designer's input to specify the logic to be selected by the SIP program has been tentatively defined in reference 1. There will have to be a study by all concerned to produce a specification of the SIP input conventions. Once the procedures for use of the LSS system have been defined, it would be desirable to specify input conventions for SIP which are the simplest possible in nature which meet the needs of the LSS. The smaller and simpler the interface between ACS designers and Poughkeepsie programs the better.

(v) Sequence of Partitions to be Studied: An important property of the proposed LSS using the existing timing simulator as a starting point in the system level description is that the debugging of one partition may proceed independently of that of another partition. We can thus choose a sequence of partitions to be debugged which corresponds to the schedule of design of the partitions.

We could have chosen not to use the timer, but to apply Method (d) of the previous section and develop a formal and accurate system level description of the whole machine. Let us examine some of the problems within this scheme and thus learn the advantages of using the timer.

Suppose the machine could be divided into four partitions:




We could have the designers write the programs described A, B, C, and D and then run these as an accurate timing simulator, obtaining input and output signals at the interfaces.

The problem with this is that the system level programs must all exist and be reasonably debugged before the whole system level simulation will run. Of course the individual partition programs could be run separately to yield partition outputs for a given set of partition inputs. But this does not solve the original problem affecting the feasibility of logic simulation--the difficulty of generating by hand all the input-output patterns. It only half solves the problem.

Another difficulty with this approach is that we would be heavily committed to whatever techniques were chosen to implement Method (d).

Clearly we do not need to face these problems and uncertainties. The existing timing simulator can be used to circumvent them as follows:

We chose for LSS debugging the first partition whose design is "completed." Suppose this is partition A.



We already have a working, debugged timing simulator which simulates an approximation to the whole MPM. We write and place into the timer (replacing existing code) the the description of partition A at the system level. Now the remainder of the timer serves as a dummy machine which can properly interact with partition A once the system description of A is debugged. Now we may not get exactly the same feedback from the dummy portion of the machine that we would get from the eventual real machine, but this does not matter. We will get valid feedback which will properly drive partition A. We will automatically get <u>both</u> inputs and outputs of A every cycle while the simulated machine runs an input program.

This allows a considerable degree of freedom in the planning of the debugging process. We may debug the partitions independently and in sequence if we so desire. It is likely that the various partitions will be ready for debugging at different times. We could schedule the debugging to correspond to these design schedules. We would not be committed to the first procedures chosen to debug the first available partition. If a method proves unsatisfactory on the first partition, we can modify our procedures for handling later partitions.

By using this method we can proceed only as far as we choose in applying LSS to debugging the logic. We do not need to determine in advance how much of the logic is to be debugged this way. Some sections of the machine may remain in dummy (original timing simulator) form. Some sections of logic such as functional units (adders, multipliers) clearly can have their logic simulator inputoutput signals formed by hand or by special programs of much simpler form than system level simulators.

Note that the timing simulator can eventually become an exact system level simulator of the whole machine if that end is desired. This method does not preclude that possibility. Indeed, this method offers a practical means of achieving that end in a step by step approach rather than attempting it directly.

(vi) Debugging a Partition: How does the designer use LSS to uncover bugs in the logic design? Let us consider various procedures which might help in the debugging process.


An important consideration in the debugging of a partition is the selection of some appropriate input programs for the system simulator. We wish to run programs on the timer which exercise as fully as possible the system logic of the partition under study, in order to debug that partition as fully and efficiently as possible. This selection process is yet to be developed.

A question which arises here is how far should the debugging of a partition proceed using LSS. This is a function of input program choice, the available computer time and manpower available for debugging. This question must be studied fully in order to estimate the performance of the LSS system compared to its cost.

An important potential function of LSS which must be explored and developed is that of providing the designer with information to assist his debugging effort in addition to the mere indication of an output mismatch.

One possibility, easily implemented, is to make available to the designer the timing charts produced by the timing simulator (see ref, 3) for the LSS run under study. It has proven possible, with some practice, for individuals to use the timing charts to follow completely the system level functioning of the MPM. The designer would thus have available to him a concise description of the states and functioning of the whole machine in the region of time surrounding and including the cycle in which a bug was found in his partition.

Another possibility is to have the timer and the logic simulator both provide as output the contents of important registers and triggers within a partition in addition to those on the partition interface. This would be especially important if the partition is a large one. Of course we would have to have the timer quantities behave exactly as the logic circuits in order for this to work. This might provide a practical way of allowing large partition size, yet




feasible debugging. As an example, suppose a large section of phase 1 of the MPM is to be contained in one partition. It would be very useful in the debugging process if the designer had access to the values of such things as NFA, HISTORY TABLE, DO TABLE, etc., in both levels of simulation (i.e., as "interface output quantities"). Usually these important internal quantities of a partition could be easily made to function exactly the same at both simulation levels.

(vii) Other Modes of Use: During the specification and development of the LSS system we must identify and meet the requirements for any other possible uses of the system and its components.

An example of this is the need to allow manual insertion of interface signals into the Poughkeepsie programs in order to perform the debugging of isolated sections of design for which manual signal insertion is adequate. Examples of such design areas where manual or special program generation of the interface signals is possible are functional units such as adders, multipliers, dividers, etc.

Another function the system might perform is the generation of files suitable for hardware debugging at a later time.



Requirements for Development

The hardware, software, computer time and personnel required to develop, use and maintain the LSS system must be estimated to determine if the system is feasible and economical.

It has been determined that the ACS Mod. 75 computer will have adequate hardware for both the Poughkeepsie programs and the ACS timer-interface signal generator program.

Yet to be explored are possible work schedules, documentation requirements, and forms of communication needed between ACS and Poughkeepsie. It appears possible for the LSS development to proceed without altering engineering design schedules, if a proper scheme of development is chosen. Of course the time required for the designers to specify the system descriptions of their design areas will add to the design schedule time, but it appears likely that this system description will be necessary whether LSS is implemented or not. The requirements for maintenance of the system are yet to be determined. These depend on the role the designers play in specifying and maintaining the specifications of their partitions.

There are two important considerations which strongly affect the feasibility and economics of LSS. These are the computer time required to simulate and the memory requirements of simulation (determines maximum partition size).

Reference 2 indicates that a few seconds of Mod. 75 time would be required for the TALES program to perform the logic simulation of one machine cycle for the largest partition it could handle. The ACS system level simulation of the whole machine will run at a rate of approximately 10 to 15 machine cycles/second on the Mod. 75.

Thus it appears likely that the feasibility of LSS is not impacted by the computer time requirements. The required time is down in the range where the human time and effort in debugging the results would probably be a stronger limitation than available machine time. Of course these machine time requirements could be heavy ones and thus it is very important that the logic simulator (TALES) be made as efficient as possible, for the running of TALES will probably be the major cost of LSS.

Let us now consider the question of memory requirements and their determination of the maximum partition size.

362 L. Conway Archives

P. Shivdasani has formulated the following study of this question, based on verbal communications with the Poughkeepsie group. His result of 56K ACS circuits as the maximum partition size indicates that we can choose partitions large enough for LSS to be practical (see section 3(i)).

(i)


Storage capacity, S, in K bytes, required to run the logic simulator is

$$S = 98 + 2L (10 + avg. fan-in + avg. fan-out)$$

where L = # of nets to be simulated (in thousands)

Also the fan-out from a block (macro, U.L. or dot) is

 $= \sum_{i=1}^{n} (\text{source}_{i} \cdot \text{load}_{i}) \leq 31$



Another 200K bytes must be allowed for the worst case op. system.


There is also an absolute limit of 32K on L due to the present simulation programs.

Thus if we assume L = 32fan-out = 31 fan-in = 15

We have S = 3882 K bytes which will easily be handled by the two LCS's ACS has on order.

(ii) <u>Nets</u>:

A net is defined as a logic source feeding any number of sinks. Thus in U.L. representation each U.L. block leading to a dot is a net.



It is important, then to try and define as many macros as possible.

- (iii) Assume 32K nets as maximum partition. Find equivalent in ACS circuits.
 - a) Let X be the number of circuits corresponding to these nets.
 - b) Assume 80% of the circuits can be represented in macros and the remaining 20% need a unit logic representation in DRKS.
 - c) Also assume each macro contains 5 circuits and has two source outputs.

Then nets due to macros = $\left(\frac{\cdot 8 X}{5}\right) 2$

d) Assume an average dot of 4 in U.L. Then we have 5 nets for every 4 circuits.

Or nets due to U.L. = $\left(\frac{\cdot 2X}{4}\right)$ 5

$$\frac{1.6 X}{5} + \frac{X}{4} = 32,000$$

or X =
$$\frac{32,000}{.57}$$
 = 56K circuits

(iv) DRKS does not handle macros made up of U.L. blocks from different portions of the same chip, let alone different chips. So if a high number of U.L. blocks is being dotted externally, the above capability will be desirable to keep the net count down.

> 364 L. Conway Archives

100

Additional Benefits of LSS

There are some additional benefits which might result from implementing the proposed LSS system.

The formal specification of the machine at a system level would give the various design groups a chance to uncover many system level design errors before the logic itself is tested for bugs.

This formal system level description would be useful to many others in ACS.

Of course this description would have to be maintained by the designers to reflect all design changes. If maintained and the timing simulator reflects the description accurately, then the LSS could be used later to generate the interface signals for hardware circuit debugging.

Also, an accurate timing simulator would be very useful to the compiler and system programmers and to any ACS customers who wish to optimize hand code.

365 L. Conway Archives

<u>TO:</u>

(_{...},

L. Conway Dept. 988 IBM - ACS 2800 Sand Hill Road Menlo Park, California

Note: If you have <u>any</u> comments, questions, criticisms or ideas concerning the proposed LSS system, jot them down in the space below and mail this page as indicated above.

August 6, 1968 Advanced Computing Systems Menlo Park, California 988/031 Ext. 391

Subject:

The Computer Désign Process: A Proposed Plan for ACS

References:


- 1. ACS AP #66-022, <u>ACS Simulation Technique</u>, D. P. Rozenberg, L. Conway, R. H. Riekert, March 15, 1966.
- ACS AP #67-115, <u>MPM Timing Simulation</u>, L. Conway, August 25, 1967.
- 3. <u>A Proposed Logic Simulation System</u>. L. Conway, ACS Dept. 988, October 31, 1967.
- 4. <u>System Simulation Program in ACS Engineering</u>, P. Shivdasani, ACS Dept. 988, April 24, 1968.
- 5. <u>Proposal for a Design Procedure for the ACS</u> <u>System</u>, Uno R. Kodres, July 19, 1968 (memorandum to D. P. Rozenberg).
- 6. <u>Preliminary Description of Traceback and</u> <u>Simulation in ACS Fault Isolation</u>, D. G. Keehn, August, 1968.

Memorandum to:

File

L. Convay

L. Conway



LC:aw

August 6, 1968

The Computer Design Process: A Proposed Plan for ACS

by: L. Conway

Distribution

Mr. J. G. Adler Dr. G. M. Amdahl Mr. S. F. Anderson Dr. R. F. Arnold Mr. A. M. Baptiste Mr. B. O. Beebe Mr. R. T. Blosk Mr. J. Earle Mr. A. F. Fitch--B73/959 Pok. Dr. H. Fleisher--C14/704 Pok. Dr. H. Freitag--12/234 Yorktown Mr. R. R. Hanko Mr. L. J. Hasbrouck Mr. F. B. Jones Dr. D. G. Keehn Mr. L. E. King--B57/979 Pok.

Mr. J. D. Kyffin Mr. R. Litwiller Dr. R. E. Love Mr. B. C. Madden Mr. B. J. Mooney Mr. M. O. Paley Mr. J. F. Parsons Mr. R. E. Pickett Mr. R. J. Robelen Dr. D. P. Rozenberg Mr. P. Shivdasani Dr. E. H. Sussenguth Mr. G. E. Werner Mr. E. L. Willette Mr. W. P. Wissick Mr. J. J. Zasio

CONTENTS

1

Introduction	1-1
The Overall Design Process	2-1
System Architecture	3-1
Logic Design and Engineering	4-1
Design and Process Automation	5-1
Maintenance	6-1
Conclusions	7-1

369

L. Conway Archives

.

)

INTRODUCTION

For many years, computer designers have proposed the use of various levels of simulation for design specification, verification and evaluation. Simulation and automation have been applied to some phases of the design process in a number of past projects.

At the present time, in ACS, we feel that we have sufficient practical experience in system simulation and design automation to propose a workable system plan for the whole computer design process.


This plan has as its key element the specification of the systemlevel design in a high-level simulator. All following phases of design are viewed as implementations of this system specification.

Details of this plan are presented including initial design studies using timing simulation, design specification in a high-level simulator, logic design verification by comparing two levels of simulation, design automation and finally, hardware checkout and maintenance.

Design automation eliminates routine human effort in the later design phases. Simulation allows creative human effort where it is important--in the initial system level planning and evaluation. Rather than being merely a sideline in the design process, simulation can be and should be viewed as the natural medium of expression of the computer designer. A designer who can quickly generate working models of his ideas can get the feedback necessary for real design improvements. Adequate programming tools are now available to the designer for this purpose.

This memorandum presents a brief description of all the phases and components of the design process as it might exist in ACS. Much of this material is well established practice, and thus the memorandum could serve as an introductory tutorial document on this subject.

The purpose of this memorandum is to make certain specific suggestions concerning important aspects of the planning, implementation and operation of the total design process. The most important of these suggestions are



1-1

(i)

The careful planning of the design process itself is as necessary for success of the project as is the careful planning of the computer design. The design process should be planned as one integrated system. If the separate phases are planned by different groups of people, the result will be an ineffective overall plan with serious difficulties at the interfaces of the phases.

(ii) The plans produced should be carefully documented and maintained and made available to all designers. A common terminology would then develop for all the many design phases, simulation and design automation programs, design languages, etc., and better understanding and communication would develop across design group boundaries.

(iii) It is strongly urged that the output of the Architecture department be a formal, high-level description of the computer in the form of a running simulator of the system architecture. This simulator would have to be maintained and modified as the design proceeded into later phases. This simulator would, in effect, be the design of the machine with all later phases viewed as implementations of the design. The use of a high-level language for this description is emphasized to insure that the system description be readable and intelligible to all designers. With the design formalized at a high level the prediction of performance, modification, debugging and general understanding of the design would be greatly simplified and improved. Many of the essential functions in the total design process proposed in this memorandum are completely dependent upon the existence of this high-level system architecture simulator.

(iv)

The design should be carefully "partitioned" at the earliest possible point in the design process (i.e., in Architecture) into functional segments that will be manageable by later design groups. Although it may be possible for a small group of people to design and comprehend the entire computer at the architectural level, it is not possible at later levels of design. The computer must be divided or partitioned among a number of groups of logic designers. If this partitioning is done in architecture along functional lines, the interfaces between partitions can be kept narrow and simple. These interfaces must be formally specified

in the high-level simulator and maintained throughout later phases of design.

The design process described in this memorandum, including the above suggestions and the many programs implementing the process, is not just a speculation as to what might be a good way to do things in the distant future. There is considerable practical experience within ACS with the various components of the process.

THE OVERALL DESIGN PROCESS

Let us now identify and define the fundamental stages of the overall design process. Then in the following sections of the memorandum each stage will be described in some detail.

The design and production of the computer passes through four rather distinct stages. The stages are identified by their final production of a "formal description" of the computer in a particular "language." The output of one stage is the input to the succeeding stage. Each stage of the process may be thought of as implementing or redescribing the design of the prior stage in a lower level language.

These stages are as follows (see Figure 1 for a visualization of the process):


System Architecture: This is the planning of the structure and function of the computer system, developed from a consideration of predicted market conditions and technology. The plan is developed to the level of detail of system description such that the complete function of the system is specified. The formal description produced by the architecture group would be a running system level simulation program written in a high-level language. The design would be carefully partitioned along functional lines into formally specified partitions with fairly narrow interfaces between them. The architectural design would consist of (i) variables and arrays in the high-level language symbolizing the various registers and control latches of the machine, and (ii) algorithms in the language expressing the functioning of the control latches and the flow of data between registers and functional units on a cycle to cycle basis.

Logic Design and Engineering: The logic designers and engineers implement the structure and function of the architectural design in the logic circuitry and physical package of the chosen technology. The logic designer identifies and implements all the latches specified in the architectural design and designs combinational logic circuitry to connect the latches and implement the algorithms of the architectural design. This logic design must then be mapped onto real physical circuitry. This involves the selection of a circuit chip on which a given logic circuit is to be found, and the placement of that chip on a particular MCM on a board. The interconnections between all such chips, MCM's and boards must be specified. The output of


FIGURE 1: VISUALIZING THE STAGES OF THE COMPUTER DESIGN PROCESS:

Each stage produces a partitioned description of the machine design in a formal language. Each stage implements the design of the preceding stage in a lower level language, with the design then containing more detail but performing the same function. The partitions can pass thru the process independently.


> SYSTEM ARCHITECTURE: Produces the system level description of the machine: a system simulation program:




LOGIC DESIGN AND ENGINEERING: Produces the logic design and circuit placement and interconnections, specified in the DRKS language:



<u>DESIGN AUTOMATION</u>: Produces the physical files, a complete physical specification of the machine including wiring, bonding.



<u>PROCESS AUTOMATION</u>: Produces the wired circuit boards composing the computer:



this design phase is a formal specification of the logic design, placement, and interconnections in the input language to the Design Record Keeping System (DRKS), which stores the design in a set of computer files. An alternative logic description language is now in development.


<u>Design Automation</u>: In the design automation phase a set of computer programs operate upon the design filed in DRKS to produce as output a complete physical description of the computer. This is done on a board by board basis. Note that in the DRKS system the various pads which must be interconnected to form a net are specified. However the actual route of wiring to connect these points is not. This wiring of all the nets on a board is computed by a wiring program. The pattern for bonding the wires to the pads is completed, and terminating resistors are assigned. The result of this design automation phase is a set of computer files which contain the complete physical description of all the boards of which the computer is composed.

<u>Process Automation:</u> We now have a complete physical description of all the boards. But how do we actually wire a board; what sequence of wire placements should we make? We must compute an orderly and feasible sequence of wire placements to be made by wiring machinery. The process automation programs operate on the physical files to produce a set of tapes which drive the wiring machinery through the proper sequence of operations to wire the boards of the computer. The output of this phase is the physical computer itself.

We are now ready to study the design process in more detail. Figure 2 is a flow chart of the stages of the design process which indicates the various computer programs used at each stage and the interaction of the various stages. This flow chart serves as a basis for the detailed descriptions of each stage which follow in the later sections of this memorandum.



FIG.2. FLOWCHART OF THE COMPUTER DESIGN PROCESS:



. 376 L. Conway Archives

SYSTEM ARCHITECTURE

The function of the system architecture phase of design is to produce a system-level specification of the machine. In the design process as described in this memorandum this specification is to be in the form of a running system simulation program.

<u>Tentative System Design</u>: The development of a system design which effectively meets cost and performance requirements calls for considerable experimentation with tentative system designs. The design will thus pass through these tentative, experimental phases until the experiments indicate that it is satisfactory. Then the design can be completely placed into a formal description.

Now, how can one experiment with a tentative computer design? It turns out that this is well established in ACS--by using a timing simulation program. See Reference 2 for a description of a past timing simulation effort, and Reference 1 for the simulation technique used in that effort.

The timing simulator is written at essentially the same level of description as the later system-level simulator and using the same simulation technique. However, it can be simpler and quicker to write because it does not require a data flow. Only the timing of control operations is relevant to timing simulation. The input to the timing simulator is the stream of instructions to be processed by the simulated computer, and the output of the simulator is a chart of the activities in the various machine registers, initiated by the instructions being processed, as a function of time. The detailed model of the proposed control structure can thus be tested quite accurately to predict performance and uncover design bottlenecks.

In order for timing simulation to really interact with and affect the system design, the simulator must be running while the system design is in development. This is only possible if

- (i) The system architects really want a simulator, believe in its value, and help in its production.
- (ii) The timing simulator is written in a high-level language. This will make algorithm production and documentation much easier than would assembly coding. Also, the timing simulator would be consistent with and a basis for the later system simulator.



3-1

(iii) The architects participate in its writing.

If the simulator writer(s) must form all the detailed algorithms specifying a tentative design, then the simulator will lag the design by many months, perhaps 4 to 6 months. However, if the architects specify their tentative design in detail, then the coding of these designs would be a far simpler process and might lag specification by only one or two months.

This simulator should be partitioned along the same lines as the machine and interfaces identified early in the design processes. Then the separate partitions could be designed independently with unspecified partitions modeled in the simulator by dummy subroutines which roughly approximate the function of those partitions. In this way the entire machine can be simulated as early as possible even though some sections are not completely designed. Studies can then be made on those sections which have been designed.

Formal System Design: When timing simulation experiments indicate that the system design is satisfactory and unlikely to change greatly, the construction of a complete system simulator describing that design can begin.

The design will already have been partitioned. Engineers from the logic design groups assigned to implement these partitions could work along with the architects to write the system simulator. This simulator must be carried uniformly to the latch level of detail in order to be useful in later stages of design. The engineers could see that this requirement is met and that all algorithms specified for latch to latch operations in one cycle could probably be implemented in combinatorial logic without breaking the machine cycle.

There is experience in ACS with this sort of simulation, where a number of engineers write the program rather than having a simulation programmer do it. See Reference 4.

Note that this production of the system level design by both architects and engineers blurs the traditional boundary between the two functions. Both groups of designers work on the system level design, but from different orientations.

When the system description is complete, it can be run as a simulator and the design debugged at this level by running many actual programs on the "computer." As the later stages of design are completed,




much information will be fed back to the architectural stage and force revisions in the system description. For example, many algorithms will not turn out to be realizable in logic in one cycle, and will have to be respecified, changing the system description. This system description must be accurately maintained if the design process as described in this memo is to function properly.

The availability of an accurate, maintained system level simulator will result in:

- (i) Accurate performance prediction--potential users, compiler writers, etc., can run code on this simulator and predict machine performance and optimize their programs.
- (ii) The logic design of the machine will proceed directly from the high-level description and thus will progress more rapidly and with better communication between design groups working on different partitions.
- (iii) An effective logic simulation can be performed to compare the logic design of a partition with the system specification of that partition. The system level simulator can produce the input/output signals on the partition interface which can then be used to "drive" the logic simulator. More will be said about this very important logic simulation later in this memorandum.
- (iv) Accurate system simulation plus accurate logic simulation will make possible the implementation of a very effective maintenance plan. This will be described later in this memo. See also Reference 6.

The significance and importance of the system level simulator cannot be overemphasized. It must be produced and maintained for the proposed scheme to work. The higher the level at which a design is formally specified, the easier it is for everyone involved to fully understand the design, experiment with it, and change and debug that design.

This system level simulator should really be viewed as "the machine." All later design and automation of design and manufacture should be viewed as implementations of the system design.



LOGIC DESIGN AND ENGINEERING

This stage of the design process produces an implementation of the structure and function of the architectural design in the logic circuitry and physical package of the chosen technology.

In a manner similar to the system design, the logic design and engineering pass through two phases: (i) a tentative phase where attempts are made at implementation, often resulting in revisions being made in the system design, and (ii) a formal phase where the formal description of the logic and physical placement is produced.

Tentative Logic Design: When a partition of the system has completed tentative system design and is ready to be formalized in the system level simulator, then the tentative logic design of that partition may begin. The tentative logic design is the attempt at implementation of the system partition in logic circuitry and package. These early attempts will fail because many of the system algorithms will not be realizable in one machine cycle of logic. A strong interaction must exist between those persons producing the formal system specification and the logic designers. The tentative logic design efforts must feed back enough information such that the formal system description will have most of the algorithms checked for feasibility of implementation in logic and package without breaking the machine cycle time. For this reason it is suggested that at least one of the logic designers who works on the tentative logic design of a partition also work along with the architect for that partition and participate in the formation of the system level description. In this way the partition of the system will not only reflect architectural requirements, but will be implementable, as described, in logic.

These early, tentative logic design and placement efforts will probably be specified nonformally. The designs at this stage are traditionally sketched out as logic circuit diagrams on "yellow sheets." Rough approximations of circuit placement can be made, and then estimates of delays and circuit counts can be generated. These estimates will be fed back, and perhaps modify the system design and/or the logic design.

380

<u>Formal Logic Design and Placement:</u> When tentative logic design studies have produced sufficient feedback to finalize the system design, then the formal logic design and placement can begin. The formal logic design must implement in logic circuitry the function of the system design. The behavior of a partition of the machine, as seen at its interfaces, must be the same at both levels of design, system and logic.

There are two aspects to this implementation of the system design: the implementation of the system function in logic circuitry and the mapping of that circuit design onto real hardware.

Currently the logic design phase is done by the designer with no computer assistance. The mapping of the logic design onto hardware and the placement of the different levels of hardware may be done in part, or perhaps entirely by computer orograms.

The mapping or partitioning of logic circuitry onto hardware and the placement of levels of hardware involves the following levels: logic circuitry maps onto circuit chips, circuit chips are placed on MCM's, and MCM's are placed on the board.


There are a number of possible techniques that might be used to accomplish the placement which involve varying amounts of computer assistance to the designer. Some methods being considered for ACS use are

- (i) In current use is a method where the designer must partition the logic onto chips by hand, and then a sequence of computer programs places the chips on MCM's on the board.
- (ii) In development is a placement system which will require that the designer merely partition the logic among MCM's. The selection of chips, assignment of logic to chips and placement of chips on MCM's on the board would be accomplished by computer programs. See Reference 5 which summarizes Dr. U. Kodres' work in this area.
- (iii) It may eventually be possible to have the partitioning of logic among MCM's be automated also, thus automating the entire partitioning and placement process. Mr. R. Goldberg is working on this partitioning algorithm. Also, Research has developed a program, ALMS, which may be applicable.

These three placement schemes are summarized in the flow charts in Figure 3.

FIG.3. POSSIBLE PLACEMENT TECHNIQUES:

۸.



<u>Formal Description of Logic Design/Placement</u>: The output of the formal logic design and placement is a formal description of the design at this level. The language in which this description may be placed is the DRKS input language. DRKS is the design record keeping system which files the logic design and placement information.

An unfortunate aspect of the DRKS language is that it imposes a totally arbitrary level of partitioning on the design description: the ALD sheet (logic diagram sheet). The design is input to DRKS by drawing logic diagrams on sheets of a fixed size and then describing the drawing by statements in the DRKS language.

This partitioning onto sheets is usually too fine to correspond to any useful design partition. The designers' partition of the machine and even various functional entities within that partition will contain logic circuitry requiring many, many ALD sheets to describe. The language used to input DRKS is awkward to use, and describes the sheets rather than the logic directly. The statements of the language are usually formulated by someone other than the designer, who merely sketches the sheets.

It is strongly suggested that an alternative Logic Description Language (LDL) be developed and used so that the designer can more easily specify his logic design in a formal language. In this way the processing and understanding of the logic designs might be improved greatly. Dr. J. Cocke has proposed a tentative version of such a language. Dr. R. Love, Mr. P. Shivdasani and I are now working on completing the specification of this language.

An important reason for the use of sheets as the formal logic design description has been the traditional use of these sheets by CE's who maintain the hardware. As we shall see later in this memorandum (Section 6), the importance of the sheets may be reduced because their use by CE's can be minimized by using improved maintenance methods.

If the ALD sheet were needed, perhaps in some central maintenance facility, a form of ALD sheet could be generated by program from the design files formed from LDL input. Thus there is no real reason for requiring that the design be specified by sheets initially.

Another development which might really de-emphasize the importance of ALD's is the possible use of prototype sheets. This plan involves the use of a very limited total number of chip-types. Each chip would be described by a prototype sheet. There would thus be only a limited number of possible sheet types. These could be stored as macros in a file. A design would be described by program statements

indicating the interconnection of such chips. No actual sheet input would be necessary as the sheet would be implied by chip type. Thus the logic could easily be described by a simple form of LDL. Appropriate ALD sheets could be very easily generated by program on those rare occasions when someone really needed to look at them.

<u>Logic Simulation</u>: When the logic design of a partition of the machine has been completed and formally described, it is very desirable to verify that the logic design correctly implements the architectural specification of the partition before going any further into the design automation and process automation phases. An error found at this stage will be much easier to correct than if found later on.

This verification of the logic design is performed using a logic simulation program. A partition of the design can be simulated on this program. Input signals are supplied at its interface and the logic simulator produces the output signals at the interface.

The major problem in this sort of logic simulation is the generation of test cases of interface input signals and expected output signals. The generation of a large enough set of such signals to moderately debug a partition of logic would be a very costly process if done manually. It would probably be possible to generate only a rather small number of such tests.

There is a solution to this problem. If the system level simulator and logic description of a partition are really different levels of description of the same entity, then they should behave the same at the partition interface. Thus it would be possible to run a program on the system level simulator and store all the I/O signals on a partition's interface while the program is running. Then these signals could be used to input and compare against the logic of the partition when it runs on the logic simulator. In this way many tests could be automatically generated. The tests would be consistent over the whole machine; if we debugged the logic of all partitions on a given program, then when we put all partitions together later, they might all function properly together when running that program.

This idea of using two levels of simulation to debug the logic design has been extensively studied and described in an earlier memorandum. See Reference 3.

Figures 4 and 5 graphically portray the idea of a Logic Simulation System (LSS) using two simulators: a system simulator which provides input/output signals for the partition which runs on a logic simulator.



4 - 4





FIG5. AUTOMATIC GENERATION OF SYSTEM LEVEL INPUT/OUTPUT, LOGIC SIMULATOR INPUT:

SYSTEM LEVEL DESIGN IS IMBEDDED IN SYSTEM LEVEL SIMULATION OF ENTIRE MACHINE. WHEN THIS SIMULATOR RUNS WE AUTOMATICALLY GENERATE (AND SAVE) THE I/O AT THE DESIGN INTERFACE. WE MAY LATER APPLY THESE INPUTS TO THE LOGIC SIMULATOR FOR THE SAME DESIGN AND COMPARE THE LOGIC OUTPUTS WITH THE SYSTEM LEVEL OUTPUTS.




DESIGN AND PROCESS AUTOMATION


Suppose we now have a verified logic design along with physical placement information resident in the DRKS files. There is still a long way to go before the machine can actually be constructed. The remainder of the design process is completely automated, however.

The steps in the <u>design automation</u> process are as follows (greatly simplified):

- (i) The records describing the logic design and placement for a board are selected from the DRKS files.
- (ii) The nets on the board must now be wired. This involves determining the best path for wiring together the points of a net subject to the wiring rule constraints. For example, given that points A, B, C, D, E must be wired together we must decide whether to wire as in (a), (b) or some other way.




(a)



(b)

(iii) When the wiring has been calculated for the nets, we must assign the location of <u>terminating resistors</u> for the nets.


(iv) Suppose we have wired A, B, C, D, E, F, G together as follows:



386 L. Conway Archives

5-1

We must now decide how to <u>bond</u> the wires on each pad of the net. In the above example, D would be bonded as follows:



The actual DA programming becomes somewhat involved because a situation may arise in the later stages of processing which cannot yield a solution, and this will have to be fed back to the earlier phases and a new pass made through the DA programs.

After the design automation is completed, we have in a "physical file" the complete physical specification of the boards of the machine.

At this point we have sufficient information to perform delay calculations to determine the circuit and wiring delays in various paths through the machine. Computer programs can be written to perform these calculations. Excessive delays will necessitate design changes. This raises an interesting point: We have proposed four formal specification levels for the design. Thus, we can envision four levels of design simulation: system, logic, "A-C" logic including delays, and finally actual running hardware.

Unfortunately, the "A-C" logic simulation, including physical delays, is not really feasible for a machine of the size we are designing. Even the usual logic simulation must be partitioned, and the AC logic simulation includes much more detail. So all we can do at this level is delay calculations on paths through the hardware. It is of theoretical interest however to note that with sufficient machine power a simulation at the physical level could be performed and make this stage of the proposed process similar to the preceding stages in the use of simulation to verify the design.

387

The phase in the design process which results in the production of actual hardware is the <u>process automation</u> phase. After appropriate reformatting, the information in the physical file describing a board is input to the process automation programs. These programs produce as output the tapes which drive the wiring machinery which actually constructs the boards of the computer.

Now, how can the boards (or MCM's) produced by the process automation be debugged? Even if the design at the system level and logic design level is error free, defects or errors may have been introduced in the manufacture or wiring of the circuitry.

It is possible to partially debug the hardware in an economical manner by using the two levels of simulators to generate test signals.

The signals could be generated as follows: The system simulator can produce input signals for the logic simulator while running a particular program. This would be done for the logic simulation of the partition of the machine which contains the hardware to be tested (usually the hardware would be a small subset of a partition). All of the signals internal to the partition are generated during the logic simulation. Thus the signals at the interface of the hardware to be tested could be extracted, and filed, while running the logic simulator.

J

Of course this method of debugging is only partial. Not all possible input-output test patterns would be generated for the hardware. However, this is a very special form of partial debugging: the same program could be run on the system simulator to generate tests for all hardware components. Thus, although only partially debugged, the hardware will run that particular program when it is all put together.

The key point to note is that the partial debugging is uniform over the whole machine. Of course many programs could be run--the number depending on the economics of the situation. Diagnostic programs could be used for this hardware test generation. Then the machine, when constructed, would run the diagnostics to isolate residual hardware errors under normal maintenance procedures.

Note that if each piece of hardware were very thoroughly, but not completely, debugged with traditional methods, there would be no assurance that any program would run when the pieces were put together.

Thus, the partial, but uniform, test generation could be a very economical method of quickly getting hardware to the point where it will run at least some programs when integrated into the whole machine.

This could serve as a basis for planning the bring-up of the machine.

389

MAINTENANCE

The design process is not completed with the wiring and construction of the computer. A bring-up of the computer must be accomplished and the machine must be maintained. Bring-up may uncover design errors at any of the stages of design. In addition to the correction of hardware failures, maintenance will involve the installation of engineering changes. Thus, both of these activities involve cycling back through the design process and both are strongly tied into the network of simulation and automation programs used in the design process.

At this time the bring-up process has not been completely defined. However, a complete maintenance procedure has been defined by Dr. D. G. Keehn (See Reference 6). This plan will be briefly described here to indicate how it depends upon the simulation programs. Some leads to ways of planning bring-up might be uncovered in this maintenance plan. The scheme functions as follows:

- (a) Diagnostic programs running on the ACS computer detect an error. The program causing the error is identified.
- (b) The error producing diagnostic program is repeated on both the ACS computer and on the system architecture simulator running on a smaller diagnostic computer. The ACS computer's latches are logged out each cycle and compared to the latches of the simulator. The failing latch and cycle of failure are identified.
- (c) A traceback program is run on the diagnostic computer, operating on the logic files, to find all latches which could set/reset the failing latch in one cycle. This is the latch tree of the failing latch.
- (d) All scopeable points in the logic of the selected latch tree are found from the design files and output by another program running on the diagnostic computer.
- (e) The logic of the latch tree is extracted from the design files. A logic simulation of the latch tree is performed for the cycles of interest: the cycle preceding failure and the failing cycle. The scopeable point values are output for these cycles.

6-1

390

- (f) A technician can now scope the ACS machine at the appropriate points and compare the values with the above values for the cycles of interest. This will isolate the point of error.
- (g) The technician then decides what unit of hardware to pull and replace in order to correct the failure.

There are some very interesting operational characteristics in this maintenance plan:

- (i) The diagnostic computer can be physically distant from the ACS machine being repaired with communication between the two locations handled by teleprocessing. Thus, one central diagnostic computer and maintenance system could maintain several ACS machines in the field.
- (ii) The person repairing the machine in the field need not be a CE in the usual sense. He could be a technician instead, for no knowledge of the functioning of computer logic would be required to perform repair work.
- (iii) Because of (ii), it is clear that the distribution of ALD sheets to many CE's in the field would not be necessary. The significance of these sheets is thus greatly reduced.

This particular maintenance plan has significant advantages over previous plans. These advantages are bought at a price: dependence on the existence of accurate system architecture and logic simulators.



CONCLUSIONS

We have now covered all the phases of the design process in some detail. For the sake of simplicity and brevity, the presentation has treated these phases as separate activities which follow each other in a serial manner.

The actual design situation is obviously far more complex and requires careful planning, scheduling and management of human and machine resources. There are three factors in the process (not fully developed in this initial memorandum) which lead to this additional complexity:

- (i) Design phases do not follow serially, but overlap in time. For example, the tentative logic design may be proceeding while the formal system specification is still in process.
- (ii) There is a relative independence of the design of different partitions. We might be far along in the design process on one partition of the machine, but only experimenting at the system level with another partition.
- (iii) There is consistent feedback (as indicated in Figure 2) from later phases of design to earlier phases. Very often the design at a given phase cannot be feasibly or economically implemented at a later stage and must be modified.

Therefore this basic plan for the design process must be made considerably more detailed and account for these additional complexities before it is really a working plan for the process.

This elaboration of the plan will have to await the feedback produced by this memorandum.

In conclusion, it is felt that the suggestions proposed in this memorandum, especially the fundamental uses of the system simulation program, can lead to a workable system plan for the whole computer design process if they are properly elaborated and detailed.

A key factor in reaching this conclusion is the existence of practical experience within ACS in the separate phases of the plan.

It is hoped that this memorandum will stimulate discussion and new _______ ideas on this subject. Your comments and criticisms concerning the various suggestions made herein are welcomed by the author.

L. Conway Archives

292